

# Table of Contents

	Page
Preface .....	xiii
<b>1. Introduction</b>	
1.1 Overview .....	1
1.2 ADSP-2100 Family of Processors .....	1
1.2.1 ADSP-2100 Architecture .....	2
1.2.2 ADSP-2101 Architecture .....	6
1.3 Assembly Language Overview .....	8
1.4 Development System .....	10
1.5 Conventions of Notation .....	11
1.6 Programs on Disk .....	12
1.7 For Further Support .....	12
<b>2. Fixed-Point Arithmetic</b>	
2.1 Overview .....	13
2.2 Single-Precision Fixed-Point Division .....	15
2.3 Multiprecision Fixed-Point Addition .....	18
2.4 Multiprecision Fixed-Point Subtraction .....	21
2.5 Multiprecision Fixed-Point Multiplication .....	23
2.6 Multiprecision Fixed-Point Division .....	29
2.7 References .....	31
<b>3. Floating-Point Arithmetic</b>	
3.1 Overview .....	33
3.2 Fixed-Point to Floating-Point Conversion .....	34
3.2.1 Fixed-Point (1.15) to IEEE Floating-Point .....	35
3.2.2 Fixed-Point (1.15) to Two-Word Floating-Point .....	36
3.3 Floating-Point to Fixed-Point Conversion .....	37
3.3.1 IEEE Format to Fixed-Point Format (1.15) .....	37
3.3.2 Two-Word Format to Fixed-Point Format (1.15) .....	41

3.4	Floating-Point Addition .....	42
3.5	Floating-Point Subtraction .....	43
3.6	Floating-Point Multiplication .....	45
3.7	Floating-Point Division .....	47
3.8	Floating-Point Multiply/Accumulate .....	48
3.9	References .....	50
<b>4. Function Approximation</b>		
4.1	Overview .....	51
4.2	Sine Approximation .....	51
4.3	Arctangent Approximation .....	54
4.4	Square Root Approximation .....	57
4.5	Logarithm Approximation .....	61
4.6	Uniform Random Number Generation .....	64
4.7	References .....	66
<b>5. Digital Filters</b>		
5.1	Overview .....	67
5.2	Finite Impulse Response (FIR) Filters .....	67
5.2.1	Single-Precision FIR Transversal Filter .....	68
5.2.2	Double-Precision FIR Transversal Filter .....	70
5.2.3	Two-Dimensional FIR Filter .....	72
5.3	Infinite Impulse Response (IIR) Filters .....	75
5.3.1	Direct Form IIR Filter .....	75
5.3.2	Cascaded Biquad IIR Filter .....	77
5.4	Lattice Filters .....	81
5.4.1	All-Zero Lattice Filter .....	81
5.4.2	All-Pole Lattice Filter .....	84
5.5	Multirate Filters .....	87
5.5.1	Decimation .....	88
5.5.1.1	Continuous-Time Sampling .....	88
5.5.1.2	Discrete-Time Sampling .....	89
5.5.1.3	Decimation Filter Structure .....	93
5.5.1.4	ADSP-2100 Decimation Algorithm .....	95
5.5.1.5	A More Efficient Decimator .....	99
5.5.2	Decimator Hardware Configuration .....	102
5.5.3	Interpolation .....	103
5.5.3.1	Reconstruction of a Discrete-Time Signal ..	104
5.5.3.2	Interpolation Filter Structure .....	107
5.5.3.3	ADSP-2100 Interpolation Algorithm .....	109
5.5.3.4	Interpolator Hardware Configuration .....	113
5.5.4	Rational Sample Rate Changes .....	113
5.5.4.1	L/M Change in Sample Rate .....	114
5.5.4.2	Implementation of Rate Change Algorithm .	115
5.5.4.3	ADSP-2100 Rational Rate Change Program .	118
5.5.5	Multistage Implementations .....	125

5.5.6	Narrow-Band Spectral Analysis .....	133
5.6	Adaptive Filters .....	135
5.6.1	Single-Precision Stochastic Gradient .....	136
5.6.2	Double-Precision Stochastic Gradient .....	138
5.7	References .....	140
<b>6. One-Dimensional FFTs</b>		
6.1	Overview .....	141
6.2	Radix-2 Fast Fourier Transforms .....	142
6.2.1	Radix-2 Decimation-in-Time FFT Algorithm .....	142
6.2.2	Radix-2 Decimation-in-Time FFT Program .....	147
6.2.2.1	Main Module .....	147
6.2.2.2	DIT FFT Module .....	148
	Butterfly Loop .....	148
	Group Loop .....	155
	Stage Loop .....	156
	DIT FFT Subroutine .....	157
6.2.3	Radix-2 Decimation-in-Frequency FFT Algorithm ...	160
6.2.4	Radix-2 Decimation-in-Frequency FFT Program ...	166
6.2.4.1	Main Module .....	166
6.2.4.2	DIF FFT Module .....	167
	Butterfly Loop .....	167
	Group Loop .....	168
	Stage Loop .....	169
	DIF FFT Subroutine .....	171
6.2.5	Bit Reversal .....	173
6.3	Block Floating-Point Scaling .....	178
6.4	Optimized Radix-2 DIT FFT .....	181
6.4.1	First Stage Modifications .....	181
6.4.2	Last Stage Modifications .....	183
6.4.3	Optimized Radix-2 DIT FFT Program Listings .....	184
6.5	Radix-4 Fast Fourier Transforms .....	193
6.5.1	Radix-4 Decimation-in-Frequency FFT Algorithm ...	193
6.5.2	Radix-4 Decimation-in-Frequency FFT Program ...	199
6.5.2.1	Main Module .....	199
6.5.2.2	DIF FFT Module .....	200
	Butterfly Loop .....	200
	Group Loop .....	204
	Stage Loop .....	205
	Radix-4 DIF FFT Subroutine .....	207
6.5.3	Digit Reversal .....	213
6.6	Optimized Radix-4 DIF FFT .....	215
6.6.1	First Stage Modifications .....	215
6.6.2	Last Stage Modifications .....	216
6.6.3	Program Structure Modifications .....	218
6.6.4	Data Structure Modifications .....	221

6.6.4.1	Cosine Table	221
6.6.4.2	In-Place Array	221
6.6.5	Digit-Reversing	222
6.6.5.1	Unscrambling Routine	223
6.6.5.2	Modified Butterfly	225
6.6.6	Variations	230
6.6.6.1	Inverse FFT	230
6.6.6.2	Sizing the Program	231
6.6.7	Programs and File Description	231
6.6.7.1	Twiddle Factors	231
6.6.7.2	Input Data	232
6.6.7.3	FFT Routines	232
6.6.7.4	FFT Program with Unscrambling Routine	233
6.6.7.5	FFT Program with Built-In Digit Reversal	234
6.7	Leakage	244
6.8	Benchmarks	249
6.9	References	251
<b>7. Two-Dimensional FFTs</b>		
7.1	Two-Dimensional FFTs	253
7.1.1	Row-Column Decomposition	254
7.1.2	Radix-2 FFT	255
7.1.3	ADSP-2100 Implementation	256
7.1.3.1	Main Module	256
7.1.3.2	Row DIF Module	261
7.1.3.3	Column DIF Module	267
7.1.3.4	Initialization	270
7.1.3.5	Bit Reverse Modules	272
7.1.3.6	Block Floating-Point Adjustment	276
7.2	Benchmarks	284
<b>8. Image Processing</b>		
8.1	Overview	285
8.2	Two-Dimensional Convolution	285
8.3	Single-Precision Matrix Multiply	288
8.4	Histogram	290
8.5	References	292
<b>9. Graphics</b>		
9.1	Overview	293
9.2	Graphics Processing System	293
9.3	Setting the Stage	295
9.4	Computational Reductions in Transformations	298
9.5	Projection Techniques	301
9.6	Data Format	304
9.7	Normalization and Scaling	305

9.8	Program and File Descriptions .....	310
9.8.1	Object Generation .....	311
9.8.2	Trigonometric Coefficient Generation .....	316
9.8.3	FIR Filter Coefficient Generation .....	317
9.8.4	System Configuration .....	318
9.8.5	Main Source Program .....	319
9.8.6	Data Structures .....	321
9.9	Display Driver .....	323
9.10	Performance .....	325
9.11	Schematics .....	328
9.12	Summary .....	332
9.13	References .....	332
9.14	Program Listing .....	332
<b>10. Linear Predictive Speech Coding</b>		
10.1	Overview .....	355
10.2	Correlation .....	358
10.3	Levinson-Durbin Recursion .....	361
10.4	Pitch Detection .....	366
10.5	Linear Predictive Coding Synthesizer .....	370
10.6	References .....	372
<b>11. Pulse-Code Modulation</b>		
11.1	Overview .....	373
11.2	Pulse-Code Modulation Using $\mu$ -Law .....	374
11.2.1	$\mu$ -Law PCM Encoder .....	374
11.2.2	$\mu$ -Law PCM Decoder .....	376
11.3	Pulse-Code Modulation Using A-Law .....	378
11.3.1	A-Law PCM Encoder .....	378
11.3.2	A-Law PCM Decoder .....	380
<b>12. Adaptive Differential Pulse-Code Modulation</b>		
12.1	Overview .....	383
12.2	ADPCM Algorithm .....	383
12.3	ADPCM Encoder .....	385
12.3.1	Adaptive Predictor .....	386
12.3.2	Adaptive Quantizer .....	387
12.3.3	Inverse Adaptive Quantizer .....	389
12.3.4	Adaptation Speed Control .....	389
12.3.5	Predictor Coefficient Update .....	390
12.3.6	Tone and Transition Detector .....	391
12.4	ADPCM Decoder .....	392
12.5	Nonstandard ADPCM Transcoder .....	393
12.6	Companding Techniques .....	393
12.7	Benchmarks and Memory Requirements .....	396
12.8	References .....	396

12.9	Program Listings .....	396
12.9.1	Standard ADPCM Transcoder Listing .....	397
12.9.2	Nonstandard ADPCM Transcoder Listing .....	418
<b>13.</b>	<b>High-Speed Modem Algorithms</b>	
13.1	Overview .....	433
13.2	SP Complex-Valued Transversal Filter .....	433
13.3	Complex-Valued Stochastic Gradient .....	436
13.4	Euclidean Distance .....	438
13.5	References .....	440
<b>14.</b>	<b>Dual-Tone Multifrequency Coding</b>	
14.1	Introduction .....	441
14.2	Advantages of Digital Implementation .....	442
14.3	DTMF Standards .....	443
14.4	DTMF Digit Generation Program .....	444
14.4.1	Digit Entry .....	449
14.4.1.1	Key Pad Entry .....	450
14.4.1.2	Data Memory List .....	451
14.4.2	Dialing Demonstration .....	453
14.4.3	Multichannel Generation .....	456
14.5	Decoding DTMF Signals .....	457
14.5.1	DFTs and FFTs .....	457
14.5.2	Goertzel Algorithm .....	458
14.5.2.1	Feedback Phase .....	461
14.5.2.2	Feedforward Phase .....	461
14.5.2.3	Choosing N and k .....	463
14.5.3	DTMF Decoding Program .....	465
14.5.3.1	Input Scaling .....	466
14.5.3.2	Multichannel DTMF Decoder Software ..	468
14.5.3.3	Constants, Variables and I/O Ports .....	468
14.5.3.4	Main Code .....	469
14.5.3.5	Interrupt Service Routine .....	469
14.5.3.6	Post-Testing and Digit Validation .....	470
	Maxrowcol .....	470
	Minsiglevel .....	471
	No_Other_Peaks .....	471
	Twisttests .....	472
	Check2ndharm .....	472
	Outputcode .....	473
	Restart .....	475
	14.5.3.7 Performance Considerations .....	475
14.6	References .....	477
14.7	Program Listings .....	478
14.7.1	DTMF Encoder Listing .....	478
14.7.2	DTMF Decoder Listing .....	484

<b>15. Sonar Beamforming</b>	
15.1	Overview . . . . . 501
15.2	Sonar Beamforming . . . . . 502
	15.2.1 Time-Delay Beamforming . . . . . 503
	15.2.2 Digital Beamforming . . . . . 504
15.3	Digital Beamformer Implementation . . . . . 508
	15.3.1 Computational Power . . . . . 509
	15.3.2 Memory Usage . . . . . 509
	15.3.3 Other Issues . . . . . 509
15.4	Example Beamformer . . . . . 509
	15.4.1 System Architecture . . . . . 510
	15.4.2 Building Blocks . . . . . 510
	15.4.3 System Operation . . . . . 512
	15.4.4 Timing Issues . . . . . 514
	15.4.5 Digital Output . . . . . 514
	15.4.6 Analog Output . . . . . 515
	15.4.7 System Configurations . . . . . 515
15.5	System Hardware . . . . . 515
	15.5.1 Component Selection . . . . . 515
	15.5.2 Master Board Hardware . . . . . 517
	15.5.3 Slave Board Hardware . . . . . 520
	15.5.4 A/D Board Hardware . . . . . 522
15.6	System Firmware . . . . . 525
	15.6.1 Master Firmware . . . . . 525
	15.6.2 Slave Firmware . . . . . 534
15.7	System Software . . . . . 539
15.8	Enhancements . . . . . 540
	15.8.1 Additional Features . . . . . 540
	15.8.2 Performance Improvements . . . . . 541
15.9	References . . . . . 543
<b>16. Memory Interface</b>	
16.1	Overview . . . . . 545
16.2	Program Memory . . . . . 545
	16.2.1 Program Memory Bank Enables . . . . . 546
16.3	Data Memory . . . . . 546
	16.3.1 Data Memory Page Enables . . . . . 548
	16.3.2 Data Memory Bank Enables . . . . . 549
16.4	I/O Configuration . . . . . 550
	16.4.1 I/O Memory Mapping . . . . . 550
	16.4.2 I/O Switches . . . . . 552
<b>17. Multiprocessing</b>	
17.1	Overview . . . . . 553
17.2	Software Architecture . . . . . 553

17.3	Hardware Architecture .....	554
17.3.1	Using Dual-Port Memory .....	554
17.3.2	Dual-Port Memory Interface .....	556
17.3.3	Decoder Timing .....	556
17.4	Synchronizing Multiple ADSP-2100s .....	558
17.5	Development Tools .....	559
17.5.1	System Builder .....	559
17.5.2	Assembler .....	559
17.5.3	Simulation .....	563
<b>18. Host Interface</b>		
18.1	Overview .....	565
18.2	Interface Configurations .....	565
18.2.1	Bus Sharing .....	566
18.2.2	Communication Ports .....	567
18.2.3	Dual-Port Memory .....	568
18.2.4	Memory Swapping .....	569
18.3	ADSP-2100 Interface Considerations .....	569
18.3.1	Bus Request .....	569
18.3.2	Software Handshake .....	572
18.3.3	Hardware Handshake Using Interrupts .....	572
18.3.4	Software and Hardware Handshake Comparison .....	573
18.4	68000 Interface Considerations .....	573
18.4.1	68000 Addressing .....	573
18.4.2	68000 Bus Signals .....	574
18.5	68000-to-ADSP-2100 Bus Sharing Interface .....	575
18.5.1	Memory Mapping .....	575
18.5.2	Control Registers .....	578
18.5.3	Interprocessor Data Transfers .....	581
18.6	Using PALs .....	582
18.7	680X0 Family of Microprocessors .....	584
18.8	Summary .....	586
18.9	References .....	586
Index	.....	587