

UNIVERSIDAD NACIONAL DEL ENTRE RÍOS  
FACULTAD DE INGENIERÍA  
CENTRO DE MEDIOS  
BIBLIOTECA

# Contents 2684

## Preface

## 1 The PC Family

The Original PC	3
PC XT	3
PC AT	7
386 AT Bus Systems	9
PS/2 Systems	9
PS/2 Model 25	11
PS/2 Model 30	12
PS/2 Model 30 286	14
PS/2 Models 50 and 50Z	15
PS/2 Model 55SX	17
PS/2 Model 60	19
PS/2 Model 70	21
PS/2 Model P70	22
PS/2 Model 80	23
486-Based Systems	26

## 2 PC Options and Enhancements

Displays and Display Adapters	27
Diskette Drives	30

Fixed Disks	31
Fixed Disk Selection Criteria	32
Fixed Disk Adapters	33
Printers	34
Printer Interfaces	36
Communications Adapters	37
Memory Expansion Adapters	39
Performance Accelerator Adapters	40
Image Capture Devices	40
Mouses	41
Mass Storage Devices	42
Backup Devices	42
Interfacing Adapters	42
Multifunction Adapters	43

### **3 PC Microprocessors**

8088 Microprocessor	47
Interface Signal Pins	50
Memory Addressing	53
Registers	55
Effective Memory Address Generation	58
8086 Microprocessor	58
286 Microprocessor	59
386 Microprocessor	60
386SX Microprocessor	65
486 Microprocessor	66
Instruction Set Summary	67

### **4 PC Systems Performance and Bus Architectures**


Microprocessor Type	74
Wait States	75
Memory Speed and Location	77
Memory Subsystem Architecture	79
ROM Shadowing	81
Display Adapters	81
Hard Disk Subsystem Performance	82
Communications Performance	83
LAN Performance	84

Numeric Processor Performance	85
Benchmark Evaluation of System Performance	85
Bus Architectures	87

## 5 PC and XT Systems and Bus Architecture

89

PC/XT Expansion Bus Description	89
Memory-Read Bus Cycle	92
Memory-Write Bus Cycle	92
I/O-Port-Read Bus Cycle	93
I/O-Port-Write Bus Cycle	94
DMA Bus Cycle	95
DMA Memory-Write Cycle	97
DMA Memory-Read Cycle	98
Memory-Refresh DMA Cycle	99
Wait-State Generation	100
8088 Wait-State Generation	100
Wait-State Generation in DMA Bus Cycles	103
System-Bus Signal Descriptions	107
OSC	108
CLK	108
RESET DRV	109
A0-19	109
D0-7	109
ALE	110
I/O CH CK	110
I/O CH RDY	111
IRQ2-7	111
IOR	111
IOW	112
MEMW	112
MEMR	113
DRQ1-3	113
DACK0-3	113
AEN	114
TC	114
Bus Power and Ground	114
System-Bus Timings	115
System-Bus Loading and Driving Capabilities	117
System-Bus Drive Capability	117
System-Bus Load in Card Slots	121



UNIVERSIDAD NACIONAL DEL ENTRE RÍOS  
FACULTAD DE INGENIERIA  
CENTRO DE MEDIOS  
BIBLIOTECA

- Capacitive Bus Loading 124
- General Rules 124
- System-Bus Mechanical and Power Characteristics 124
- System-Bus Card Slots 124
- PC Card Size 125
- System Unit Power and Power Decoupling 127

## 6 PC and XT Interrupts, DMA, and Timer Counters

129

- System Interrupts 129
- PC Interrupt System 130
- The Interrupt Controller 131
- Sequence of Events in an Interrupt 132
- Interrupt Housekeeping 134
- System Initialization for Interrupts 135
- Interrupt Initialization 136
  - Interrupt Vector Table Initialization 137
  - 8259A Interrupt Controller Initialization 138
  - Initialization Command Words 140
  - Operation Control Words 144
  - Impact of Changing ICWs and OCWs 148
- Interrupt Performance 148
- Circuit for Interfacing to an I/O Bus
  - Interrupt-Request Line 149
- Expanding Interrupts on the PC 150
  - Initialization of the Expansion 8259A Device 151
  - Software Service Routine for Expansion Interrupts 152
  - Further Interrupt-Level Expansion 152
- System Direct Memory Access 153
  - DMA Usage in the PC 156
  - DMA Operation 156
  - Initialization of the 8237-5 Controller 159
  - Control and Status Register Definitions 159
  - Address and Count Registers 166
  - DMA Page Registers 167
  - DMA Performance 168
  - Reusing a DMA Channel 169
  - Terminal Count Signal 170
- High-Speed Data Transfer 170
  - Programmed I/O Data Transfer 170
  - DMA Data Transfer 173

Other Data-Transfer Techniques	174
System Timer Counters	175
Channel 0	176
Channel 1	177
Channel 2	177
Programming the Timer Counters	178
Timer-Counter Modes of Operation	181
Adding Extended Timing and Counting Functions	182
Timer-Counter Design	183

## **7 PC and XT I/O, Memory, and Decoding**

193

Port Addressing	193
I/O Port Address Map	195
I/O Port Address Decoding Techniques	196
Fixed Address Decode	197
Switch-Selectable Decode	197
PROM Select Decode	199
Expanding Port Addressing on the PC	201
High-Order Address Bit Usage	201
Indirect Port Addressing	201
Memory-Mapped I/O Port Addressing	202
Memory Usage Map	205
Memory Address Decoding	206
Dynamic Memory Refresh Function	208

## **8 PC Interfacing Techniques**

211

DI/DO Registers	212
Register Address Decoding	213
Decode and Bus Buffer Circuit	213
DO Register Design	215
DI Register Design	218
Level-Latching DI Register	219
Transition-Detection DI Register	221
Interrupts from the DI Register	223
Bidirectional DI/DO Registers	223
Pulsed-Output Port Design	223
DO Register Output Drive	224
Setting and Resetting Bits in a DO Register	225

- Testing Bits in a DI Register 226
- Other DI/DO Devices 226
- Cards and Ports for Interfacing 227
  - Interfacing with the Cassette Port 227
  - Interfacing with the Parallel Printer Port Card 229
  - Interfacing with the Game Control Card 232
- Interface Signal Conditioning 233
  - RS-232C Interface 234
  - RS-423 Interface 234
  - RS-422 Interface 235
  - Current-Loop Data Transmission 236
- Switch Sensing 237
- Indicator Driving 239
- Relay Driving 240
- Stepper Motors 240
  - Permanent-Magnet Stepping Motor 241
  - Bifilar Stepping Motor 242
  - Variable-Reluctance Stepping Motor 242
  - Pulse Stepper Motor 242
- Analog-to-Digital Conversion 243
- Digital-to-Analog Conversion 244
- Manufacturers of DAC and ADC Devices 244

## 9 PC and XT Bus Extension and Monitoring

247

- A Simple Bus Extender Design 247
- An Enhanced Bus Extender Design 251
- Hardware and Software for Testing Designs 254
  - Smart Card Extender Design 254
  - DOS Debug Program 264

## 10 PC AT System and Bus Architecture

267

- PC AT and ISA Bus Slot Configuration 267
- Signal Additions and Changes in XT Slots 268
- AT Extension Slot Signal Definitions 270
  - SBHE 270
  - MEMR 271
  - MEMW 271
  - DRQ5-7 271

<u>DACK5-7</u>	271
<u>MEM CS16</u>	272
<u>I/O CS16</u>	272
<u>MASTER</u>	272
IRQ10, 11, 12, 14, 15	272
LA17-23	273
SD8-15	273
+5VDC	273
GND	273
Adapter Board Size	273
Expansion Slot Bus Cycles	274
Bus Timing	276
Bus Loading and Drive	279
Bus Wait States	280
Wait-State Generation Hardware	281
Programmable Bus and System Parameters	283
EISA and ISA Bus Standard	284
Power Supply Specifications	284

## **11 PC AT Interrupts, DMA, Timer Counters, I/O, and Memory**

287

Direct Memory Addressing	287
Interrupts	289
Timer Counter	291
Real-Time Clock and CMOS Memory	291
Memory Map	292
I/O Map	293

## **12 PS/2 Micro Channel Architecture**

297

Capabilities and Characteristics	298
Family of Buses	298
Asynchronous Bus Operation	298
Programmable Option Select	301
Bus Arbitration Feature	303
MCA Interrupts	303
Physical Characteristics of MCA Adapters	305
MCA Power and Ground	305

MCA Signal Definitions	307
A0-23	307
D0-15	307
ALD	307
M/I/O	308
S0 and S1	308
CMD	308
SBHE	309
MADE24	309
CD DS 16	309
DS 16 RTN	309
CD SFDBK	309
CD CHRDY	310
CHRDYRTN	310
PREEMPT	310
ARB/GNT	310
ARB0-3	310
BURST	310
TC	311
CD SETUP	311
CHCK	311
IRQ3-7, 9-12, 14, 15	311
AUDIO	311
AUDIO GND	312
REFRESH	312
CHRESET	312
32-Bit Extension Bus Signal	312
A24-31	312
D16-31	312
BE0-3	312
CD DS 32	313
DS 32 RTN	313
MCA Video Extension Signal	313
Basic MCA Bus Cycle	313
MCA Enhancements	315

## 13 PS/2 Interrupts, DMA, Timer Counters, I/O, and Memory

Interrupts	317
DMA	318



Timer Counters 323  
Real-Time Clock and the Audio System 323  
Parallel Port 324  
Memory and I/O Maps 326

**Bibliography** 329

**Index** 331

Preface

1684



UNIVERSIDAD NACIONAL DE ENTRE RÍOS  
FACULTAD DE INGENIERIA  
CENTRO DE MEDIOS  
BIBLIOTECA