

Contents



UNIVERSIDAD NACIONAL DE ENTRE RÍOS
FACULTAD DE INGENIERIA
CENTRO DE MEDIOS
BIBLIOTECA

1924

1	
Binary Numbers	
1-1	Introduction to digital electronics
1-2	Instructional objectives
1-3	Self-evaluation questions
1-4	Uses of binary bits
1-5	Binary-to-decimal conversion
1-6	Decimal-to-binary conversion
1-7	Addition and subtraction of binary numbers
1-8	Glossary
1-9	References
1-10	Problems

2	
Boolean Algebra	
2-1	Instructional objectives
2-2	Self-evaluation questions
2-3	Introduction to Boolean algebra
2-4	Operations with Boolean variables
2-5	Theorems
2-6	Logical manipulation
2-7	Relays
2-8	Complementation of functions
2-9	Summary
2-10	Glossary
2-11	References
2-12	Problems

3	
Systematic Reduction of Boolean Expressions	
3-1	Instructional objectives
3-2	Self-evaluation questions

3		
Standard forms—introduction		41
Equivalence of SOP and POS standard forms		49
Karnaugh maps		51
Don't cares		63
Five-variable maps		65
Practical examples		67
Summary		73
Glossary		73
References		73
Problems		74
4		
Logic Families		77
Instructional objectives		77
Self-evaluation questions		77
Logical representation of gates		78
Implementation of logic expressions using gates		81
Diode gates		91
Discrete gates		92
Integrated circuits		95
Resistor-transistor logic		98
Diode-transistor logic		100
Transistor-transistor logic		102
Emitter-coupled logic		103
Complementary metal oxide semiconductor gates		106
Other TTL gates		109
Comparison of the various families		110
Summary—advice on choosing logic families		110
Glossary		111

4-17	References	112	6-19	References	179
4-18	Problems	112	6-20	Problems	180
5			7		
Basic TTL Gates		116	Counters		184
5-1	Instructional objectives	116	7-1	Instructional objectives	184
5-2	Self-evaluation questions	116	7-2	Self-evaluation questions	184
5-3	Characteristics of TTL gates	117	7-3	Introduction	184
5-4	NAND gates	120	7-4	Divide-by-N circuits	185
5-5	Other basic TTL gates	125	7-5	Ripple counters	186
5-6	Open and unused inputs	127	7-6	Synchronous counters	188
5-7	Wire-ANDing and open-collector gates	129	7-7	The 3s counter	192
5-8	Strobed gates, expandable gates, and expanders	137	7-8	Irregular and truncated count sequences	194
5-9	AND-OR-INVERT gates	140	7-9	IC counters	203
5-10	The EXCLUSIVE-OR gate	144	7-10	UP-DOWN counters	209
5-11	Summary	146	7-11	Divide-by-N circuits using counters	215
5-12	Glossary	146	7-12	Summary	220
5-13	References	147	7-13	Glossary	220
5-14	Problems	147	7-14	References	221
			7-15	Problems	221
6			8		
Flip-Flops		150	One-Shots		225
6-1	Instructional objectives	150	8-1	Instructional objectives	225
6-2	Self-evaluation questions	150	8-2	Self-evaluation questions	225
6-3	Introduction	150	8-3	Introduction to one-shots	225
6-4	The basic flip-flop	151	8-4	The 74121 one-shot	227
6-5	NOR gate flip-flops	152	8-5	Retriggerable one-shots	231
6-6	NAND gate flip-flops	154	8-6	Integrated circuit oscillators	237
6-7	D-type flip-flops	156	8-7	Timing generation problems	244
6-8	Bistable latches	159	8-8	Switch bounce	249
6-9	J-K master-slave flip-flops	160	8-9	Summary	252
6-10	Edge-triggered flip-flops	164	8-10	Glossary	252
6-11	Timing charts	165	8-11	References	253
6-12	Direct SETs and DIRECT CLEARS	167	8-12	Problems	253
6-13	Race conditions	168			
6-14	Flip-flop parameters	169	9		
6-15	Uses of flip-flops	171	Shift Registers		256
6-16	Glitches	177	9-1	Instructional objectives	256
6-17	Summary	179	9-2	Self-evaluation questions	256
6-18	Glossary	179	9-3	The basic shift register	256

9-4	LEFT-RIGHT shift registers	258	12	EXCLUSIVE OR Circuits	327
9-5	Serial inputs and parallel loading of shift registers	261	12-1	Instructional objectives	327
9-6	Parallel load and parallel output shift registers	263	12-2	Self-evaluation questions	327
9-7	Applications	270	12-3	Comparison circuits	327
9-8	MOS shift registers	275	12-4	Parity checking and generation	333
9-9	Summary	280	12-5	Parity checking and generation using the 74180	338
9-10	Glossary	280	12-6	The Gray code	342
9-11	References	280	12-7	Summary	347
9-12	Problems	281	12-8	Glossary	347
			12-9	References	347
			12-10	Problems	348
10			13		
Binary Coded Decimal					
10-1	Instructional objectives	283	Arithmetic Circuits	350	
10-2	Self-evaluation questions	283	13-1	Instructional objectives	350
10-3	Expressing numbers in binary coded decimal	284	13-2	Self-evaluation questions	350
10-4	Conversion using algorithms	286	13-3	The basic adder	351
10-5	Conversion using ICs	292	13-4	Subtraction	354
10-6	Indicating lights	298	13-5	2's complement arithmetic	358
10-7	Summary	303	13-6	The 7483 4-bit adder	364
10-8	Glossary	303	13-7	Overflow and underflow in 2's complement arithmetic	368
10-9	References	304	13-8	BCD arithmetic	370
10-10	Problems	304	13-9	Arithmetic/logic units	377
			13-10	Look-ahead carry	381
			13-11	Binary multiplication	385
			13-12	Summary	391
			13-13	Glossary	391
			13-14	References	392
			13-15	Problems	392
11			14		
Construction and Debugging of IC Circuits					
11-1	Instructional objectives	306	Multiplexers and Demultiplexers	396	
11-2	Self-evaluation questions	306	14-1	Instructional objectives	396
11-3	Wire wrapping	306	14-2	Self-evaluation questions	396
11-4	Printed circuits	310	14-3	Multiplexers	396
11-5	Construction of wire-wrap circuits	312	14-4	Demultiplexers	404
11-6	Error detection in combinatorial circuits	318	14-5	Practical applications	406
11-7	Error detection in sequential circuits	321	14-6	Summary	414
11-8	Summary	325	14-7	Glossary	415
11-9	Glossary	325	14-8	References	415
11-10	References	326	14-9	Problems	415

15**Core Memories**

15-1	Instructional objectives	417
15-2	Self-evaluation questions	417
15-3	Memory concepts	418
15-4	Core operations	420
15-5	Core memory organization and operation	423
15-6	Memory timing	429
15-7	Practical considerations	433
15-8	Summary	440
15-9	Glossary	440
15-10	References	441
15-11	Problems	441

16**Semiconductor Memories**

16-1	Instructional objectives	443
16-2	Self-evaluation questions	443
16-3	Introduction to semiconductor memories	443
16-4	Bipolar RAMs	446
16-5	MOS memories	455
16-6	Dynamic RAMs	460
16-7	Read only memories	467
16-8	Summary	474
16-9	Glossary	474
16-10	References	475
16-11	Problems	475

17**Computer Interfaces**

17-1	Instructional objectives	476
17-2	Self-evaluation questions	476
17-3	Introduction to computer interfaces	477
17-4	The I/O bus	478
17-5	Direct memory accesses	490
17-6	Interrupts	497

17-7

17-7	Communication between the analog and digital world	503
------	--	-----

417

17-8	Summary	509
17-9	Glossary	509
17-10	References	510
17-11	Problems	510

18**Modems and Teletypes**

18-1	Instructional objectives	513
18-2	Self-evaluation questions	513
18-3	Introduction to MODEMs	514
18-4	Low-speed MODEMs	515
18-5	High-speed MODEMs	517
18-6	Teletypes	524

423

18-7	Summary	531
18-8	Glossary	531
18-9	References	532
18-10	Problems	532

19**Display Generators**

19-1	Instructional objectives	534
19-2	Self-evaluation questions	534
19-3	Introduction to the display generator	535
19-4	The raster-scan display generator	536
19-5	Display generator memories	540
19-6	Timing the display generator	546
19-7	The cursor	553

443

19-8	Summary	556
19-9	Glossary	557
19-10	References	558
19-11	Problems	558

Appendix A**Appendix B****Appendix C****Appendix D****Index**

476	Appendix A	560
476	Appendix B	561
478	Appendix C	562
490	Appendix D	563
497	Index	565