


## TABLE OF CONTENTS

Nº 2173


  
UNIVERSIDAD NACIONAL DE ENTRE RÍOS
   
FACULTAD DE INGENIERIA
 

<b>Preface</b>	<b>Introduction and Overview</b> .....	<b>P-1</b>
	Design Philosophy .....	P-1
	Optimum Performance .....	P-1
	Performance Leverage .....	P-2
	Conclusion .....	P-2
	Am29050 Microprocessor User Manual Overview .....	P-3
<b>Chapter 1</b>	<b>Features and Performance</b> .....	<b>1-1</b>
	1.1 Distinctive Characteristics .....	1-1
	1.2 Introduction .....	1-1
	1.3 Performance Overview .....	1-2
	1.3.1 Cycle Time .....	1-2
	1.3.2 Four-Stage Pipeline .....	1-2
	1.3.3 System Interface .....	1-3
	1.3.4 Register File .....	1-4
	1.3.5 Instruction Execution .....	1-5
	1.3.6 Branch Target Cache™ Memory .....	1-5
	1.3.7 Branching .....	1-5
	1.3.8 Loads and Stores .....	1-6
	1.3.9 Memory Management .....	1-7
	1.3.10 Interrupts and Traps .....	1-8
	1.4 Optimizing Compilers .....	1-8
	1.4.1 Optimizing-Compiler Overview .....	1-8
	1.4.2 Optimizing-Compiler Operation .....	1-9
	1.4.3 The Am29050 Microprocessor and Optimizing Compilers .....	1-10
<b>Chapter 2</b>	<b>Architecture Highlights</b> .....	<b>2-1</b>
	2.1 Programmer Reference Overview .....	2-1
	2.1.1 Program Modes (see Section 3.1) .....	2-1
	2.1.2 Visible Registers (see Section 3.2) .....	2-1
	2.1.3 Instruction Set Overview (see Section 3.3 and Chapter 8) .....	2-5
	2.1.4 Data Formats And Handling (see Section 3.4) .....	2-6
	2.1.5 Interrupts And Traps (see Section 3.5) .....	2-11
	2.1.6 Memory Management (see Section 3.6) .....	2-12
	2.1.7 Coprocessor Programming (see Section 6.1) .....	2-13
	2.1.8 Timer Facility (see Section 7.3.6) .....	2-13
	2.1.9 Trace Facility (see Section 3.7) .....	2-13
	2.2 Hardware Overview .....	2-13
	2.2.1 Four-Stage Pipeline (see Section 4.1) .....	2-13
	2.2.2 Instruction Fetch Unit (see Section 4.2) .....	2-14
	2.2.3 Execution Unit (see Section 4.3) .....	2-15
	2.2.4 Memory Management Unit (see Section 4.4) .....	2-16
	2.2.5 Processor Modes .....	2-16

2.3	System Interface Overview	2-17
2.3.1	Channel (see Section 5.2)	2-17
2.3.2	Test/Development Interface (see Section 5.3)	2-18
2.3.3	Clocks (see Section 5.7)	2-19
2.3.4	Master/Slave Operation (see Section 5.8)	2-19
2.3.5	Coprocessor Attachment (see Section 6.2)	2-19
<b>Chapter 3</b>	<b>Programmer Reference</b>	<b>3-1</b>
3.1	Program Modes	3-1
3.1.1	Supervisor Mode	3-1
3.1.2	User Mode	3-1
3.1.3	Monitor Mode	3-2
3.2	Visible Registers	3-2
3.2.1	General-Purpose Registers	3-3
3.2.2	Floating-Point Accumulator Registers	3-7
3.2.3	Special-Purpose Registers	3-7
3.2.4	TLB Registers	3-32
3.3	Instruction Set	3-35
3.3.1	Integer Arithmetic	3-35
3.3.2	Compare	3-35
3.3.3	Logical	3-38
3.3.4	Shift	3-38
3.3.5	Data Movement	3-38
3.3.6	Constant	3-38
3.3.7	Floating-Point	3-40
3.3.8	Branch	3-40
3.3.9	Miscellaneous	3-40
3.3.10	Reserved Instructions	3-40
3.4	Data Formats And Handling	3-40
3.4.1	Integer Data Types	3-40
3.4.2	Floating-Point Data Types	3-44
3.4.3	Special Floating-Point Values	3-45
3.4.4	External Data Accesses	3-46
3.4.5	Addressing and Alignment	3-51
3.4.6	Byte and Half-Word Accesses	3-54
3.5	Interrupts and Traps	3-58
3.5.1	Interrupts	3-58
3.5.2	Traps	3-58
3.5.3	Wait Mode	3-59
3.5.4	Vector Area	3-59
3.5.5	Interrupt and Trap Handling	3-60
3.5.6	WARN Trap	3-64
3.5.7	Monitor Trap	3-65
3.5.8	Sequencing of Interrupts and Traps	3-66
3.5.9	Exception Reporting and Restarting	3-66
3.5.10	Arithmetic Exceptions	3-69
3.5.11	Exceptions During Interrupt and Trap Handling	3-70
3.6	Memory Management	3-70
3.6.1	Translation Look-Aside Buffer	3-70
3.6.2	Address Translation	3-72
3.6.3	TLB Reload	3-76
3.6.4	TLB Entry Invalidation	3-76
3.6.5	Protection	3-77
3.7	Debugging	3-78
3.7.1	Trace Facility	3-78

	3.7.2	Instruction Breakpoints .....	3-78
	3.7.3	Debugging System-Level Routines .....	3-79
	3.8	Serialization .....	3-80
	3.9	Initialization .....	3-80
<b>Chapter 4</b>		<b>Hardware Features .....</b>	<b>4-1</b>
	4.1	Four-Stage Pipeline .....	4-2
	4.2	Instruction Fetch Unit .....	4-2
	4.2.1	Instruction Prefetch Buffer .....	4-3
	4.2.2	Branch Target Cache Memory .....	4-5
	4.2.3	Non-Sequential Instruction Fetches .....	4-10
	4.2.4	Program Counter Unit .....	4-10
	4.3	Execution Unit .....	4-12
	4.3.1	Register File .....	4-12
	4.3.2	Address Unit .....	4-14
	4.3.3	Early Loads .....	4-16
	4.3.4	Arithmetic/Logic Unit .....	4-18
	4.3.5	Field Shift Unit .....	4-19
	4.3.6	Prioritizer .....	4-19
	4.3.7	Floating-Point Unit .....	4-19
	4.4	Memory Management Unit .....	4-23
	4.5	Pipeline Hold Mode .....	4-23
<b>Chapter 5</b>		<b>System Interfaces .....</b>	<b>5-1</b>
	5.1	Signal Description .....	5-1
	5.2	Channel Description .....	5-6
	5.2.1	Channel Overview .....	5-6
	5.2.2	User-Defined Signals .....	5-6
	5.2.3	Instruction Accesses .....	5-7
	5.2.4	Data Accesses .....	5-7
	5.2.5	Reporting Errors .....	5-8
	5.2.6	Access Protocols .....	5-8
	5.2.7	Simple Accesses .....	5-8
	5.2.8	Pipelined Accesses .....	5-10
	5.2.9	Burst-Mode Accesses .....	5-11
	5.2.10	Arbitration .....	5-18
	5.2.11	Use of $\overline{\text{BINV}}$ to Cancel an Access .....	5-18
	5.2.12	Bus Sharing—Electrical Considerations .....	5-19
	5.2.13	Channel Behavior for Interrupts and Traps .....	5-20
	5.2.14	Effect of the $\overline{\text{LOCK}}$ Output .....	5-20
	5.3	Test/Development Interface .....	5-21
	5.3.1	Processor Status Outputs .....	5-21
	5.3.2	CPU Control Inputs .....	5-22
	5.3.3	Hardware Development .....	5-22
	5.3.4	Hardware Testing .....	5-28
	5.4	External Interrupts And Traps .....	5-28
	5.5	Processor Reset .....	5-29
	5.6	$\overline{\text{WARN}}$ Input .....	5-30
	5.7	Clocks .....	5-30
	5.7.1	Processor-Generated Clock .....	5-31
	5.7.2	System-Generated Clock .....	5-31
	5.7.3	Clock Synchronization .....	5-31

	5.7.4	Electrical Specifications .....	5-31
5.8		Master/Slave Checking .....	5-32
	5.8.1	Master/Slave Operation .....	5-32
	5.8.2	Preventing Spurious Errors .....	5-32
	5.8.3	Switching Master and Slave Processors .....	5-33
<b>Chapter 6</b>		<b>Coprocessor Interface .....</b>	<b>6-1</b>
6.1		Coprocessor Programming .....	6-1
	6.1.1	Overview of Coprocessor Operations .....	6-1
	6.1.2	Coprocessor Transfers .....	6-2
	6.1.3	Coprocessor Exceptions .....	6-3
	6.1.4	Coprocessor as a System Option .....	6-4
	6.1.5	Interrupted Coprocessor Operations .....	6-4
6.2		Coprocessor Attachment .....	6-5
	6.2.1	Signal Description .....	6-5
	6.2.2	Coprocessor Communication .....	6-7
<b>Chapter 7</b>		<b>Programming .....</b>	<b>7-1</b>
7.1		Run-Time Storage Organization and Calling Convention .....	7-1
	7.1.1	Run-Time Stack Organization and Use .....	7-1
	7.1.2	Procedure Linkage Conventions .....	7-7
	7.1.3	Register Usage Convention .....	7-13
	7.1.4	Example of a Complex Procedure Call .....	7-14
	7.1.5	Trace-Back Tags .....	7-15
7.2		Applications-Programming Considerations .....	7-16
	7.2.1	Addressing General-Purpose Registers Indirectly .....	7-16
	7.2.2	Run-time Checking .....	7-17
	7.2.3	Operating System Calls .....	7-17
	7.2.4	Multi-Precision Integer Addition and Subtraction .....	7-18
	7.2.5	Integer Multiplication .....	7-18
	7.2.6	Integer Division .....	7-19
	7.2.7	Rounding .....	7-21
	7.2.8	Fast-Float Mode .....	7-21
	7.2.9	Complementing a Boolean .....	7-22
	7.2.10	Using the Floating-Point Accumulators .....	7-22
	7.2.11	Using the Condition Code Accumulator .....	7-24
	7.2.12	Generating Large Constants .....	7-25
	7.2.13	Large Jump and Call Ranges .....	7-25
	7.2.14	NO-OPs .....	7-26
	7.2.15	Character-String Operations .....	7-26
	7.2.16	Movement of Large Data Blocks .....	7-27
7.3		Systems-Programming Considerations .....	7-27
	7.3.1	System Protection .....	7-27
	7.3.2	Interrupts and Traps .....	7-28
	7.3.3	Memory Management .....	7-30
	7.3.4	Restarting Faulting External Accesses .....	7-34
	7.3.5	Multiple Processor Systems .....	7-35
	7.3.6	Timer Facility .....	7-36
7.4		Pipeline Features Exposed to Software .....	7-37
	7.4.1	Delayed Branch .....	7-37
	7.4.2	Overlapped Operations .....	7-39
	7.4.3	Delayed Effects of Registers .....	7-41

<b>Chapter 8</b>	<b>Instruction Set</b> .....	<b>8-1</b>
	8.1 Instruction-Description Nomenclature .....	8-1
	8.1.1 Operand Notation and Symbols .....	8-1
	8.1.2 Operator Symbols .....	8-2
	8.1.3 Control-Flow Terminology .....	8-3
	8.1.4 Assembler Syntax .....	8-4
	8.2 Arithmetic/Logic Status Results of Instructions .....	8-4
	8.2.1 Arithmetic/Logic Status Bits .....	8-4
	8.2.2 Arithmetic Operation Status Results .....	8-4
	8.2.3 Logical Operation Status Results .....	8-5
	8.2.4 Floating-Point Status .....	8-6
	8.3 Instruction Formats .....	8-6
	8.4 Instruction Description .....	8-9
	8.5 Instruction Index by Operation Code .....	8-137
<b>Appendix A</b>	<b>Channel Operation Timing</b> .....	<b>A-1</b>
<b>Appendix B</b>	<b>Register Summary</b> .....	<b>B-1</b>
<b>Appendix C</b>	<b>Floating-Point Behavior</b> .....	<b>C-1</b>
	C.1 Timing .....	C-1
	C.2 Exceptions .....	C-2
	C.2.1 Addition (FADD, DADD) .....	C-5
	C.2.2 Subtraction (FSUB, DSUB) .....	C-6
	C.2.3 Multiplication (FMUL, DMUL, FDMUL) .....	C-7
	C.2.4 Division (FDIV, DDIV) .....	C-8
	C.2.5 Comparison (FEQ, DEQ, FGE, DGE, FGT, DGT) .....	C-10
	C.2.6 Multiply-Accumulate (FMAC, DMAC), Multiply-Sum (FMSM, DMSM) .....	C-10
	C.2.7 Square Root (SQRT) .....	C-11
	C.2.8 Floating-Point-to-Floating-Point Conversions (CONVERT) ...	C-12
	C.2.9 Integer-to-Floating-Point Conversions (CONVERT) .....	C-13
	C.2.10 Floating-Point-to-Integer Conversions (CONVERT) .....	C-14
	C.2.11 Move From Accumulator (MFACC) .....	C-15
	C.2.12 Move To Accumulator (MTACC) .....	C-16
	C.2.13 Classify (CLASS) .....	C-16
	C.2.14 Integer Multiply (MULTIPLY, MULTIPLU, MULTM, MULTMU) .....	C-16
	C.2.15 Integer Divide (DIVIDE, DIVIDU) .....	C-17
	C.3 Traps .....	C-17