

## TABLE OF CONTENTS

Nº 12175

UNIVERSIDAD NACIONAL DE ENTRE RÍOS  
FACULTAD DE INGENIERÍA

<b>Preface</b>	<b>Introduction and Overview</b> .....	<b>P-1</b>
	The Am29030™ and Am29035™ RISC Microprocessors .....	P-1
	Design Philosophy .....	P-1
	Optimum Performance .....	P-2
	Performance Leverage .....	P-2
	Conclusion .....	P-3
	Purpose of this Manual .....	P-3
	Intended Audience .....	P-3
	Am29030™ and Am29035™ Microprocessors User's Manual Overview .....	P-3
	29K™ Family Documentation .....	P-5
	Related Publications .....	P-6
<b>Chapter 1</b>	<b>Features and Performance</b> .....	<b>1-1</b>
	1.1 Distinctive Characteristics .....	1-1
	1.1.1 Am29030 Microprocessor .....	1-1
	1.1.2 Am29035 Microprocessor .....	1-2
	1.1.3 Feature Summary .....	1-2
	1.2 Key Features and Benefits .....	1-2
	1.2.1 Large, On-Chip Instruction Cache .....	1-3
	1.2.2 Scalable Clocking Technology .....	1-3
	1.2.3 Narrow Read Interface .....	1-4
	1.2.4 Programmable Bus Sizing .....	1-4
	1.2.5 Streamlined System Interface .....	1-4
	1.2.6 Pin-, Bus-, and Software-Compatibility .....	1-5
	1.2.7 Wide Range of Price/Performance Points .....	1-5
	1.2.8 Complete Development and Support Environment .....	1-6
	1.3 Performance Overview .....	1-6
	1.3.1 Instruction Timing .....	1-6
	1.3.2 Pipelining .....	1-6
	1.3.3 Instruction Cache .....	1-7
	1.3.4 Instruction Set Overview .....	1-7
	1.3.5 Data Formats .....	1-7
	1.3.6 Protection .....	1-7
	1.3.7 Memory Management .....	1-8
	1.3.8 Interrupts and Traps .....	1-8
	1.4 Debugging and Testing .....	1-8
<b>Chapter 2</b>	<b>Programming</b> .....	<b>2-1</b>
	2.1 Instruction Set .....	2-1
	2.1.1 Integer Arithmetic .....	2-1

2.1.2	Compare	2-1
2.1.3	Logical	2-4
2.1.4	Shift	2-4
2.1.5	Data Movement	2-4
2.1.6	Constant	2-5
2.1.7	Floating Point	2-5
2.1.8	Branch	2-7
2.1.9	Miscellaneous	2-8
2.1.10	Reserved Instructions	2-8
2.2	Register Model	2-8
2.2.1	General-Purpose Registers	2-9
2.2.1.1	Register Addressing	2-9
2.2.1.2	Global Registers	2-9
2.2.1.3	Local Registers	2-11
2.2.1.4	Local-Register Stack Pointer	2-11
2.2.2	Special-Purpose Registers	2-11
2.3	Addressing Registers Indirectly	2-13
2.3.1	Indirect Pointer C (IPC, Register 128)	2-13
2.3.2	Indirect Pointer A (IPA, Register 129)	2-14
2.3.3	Indirect Pointer B (IPB, Register 130)	2-14
2.4	Instruction Environment	2-14
2.4.1	Floating-Point Environment (FPE, Register 160)	2-15
2.4.2	Integer Environment (INTE, Register 161)	2-16
2.5	Status Results of Instructions	2-16
2.5.1	ALU Status (ALU, Register 132)	2-16
2.5.2	Arithmetic Operation Status Results	2-17
2.5.3	Logical Operation Status Results	2-18
2.5.4	Floating-Point Status (FPS, Register 162)	2-18
2.5.5	Floating-Point Status Results	2-18
2.6	Integer Multiplication and Division	2-20
2.6.1	Q (Q, Register 131)	2-20
2.6.2	Multiplication	2-20
2.6.3	Division	2-22
2.7	I Need an Instruction to...	2-24
2.7.1	Run-Time Checking	2-24
2.7.2	Operating-System Calls	2-25
2.7.3	Multiprecision Integer Operations	2-25
2.7.4	Complementing a Boolean	2-25
2.7.5	Large Jump and Call Ranges	2-26
2.7.6	NO-OPs	2-26
2.8	Virtual Arithmetic Processor	2-26
2.8.1	Trapping Arithmetic Instructions	2-27
2.8.2	Virtual Registers	2-27
2.9	Multiprocessing	2-27
<b>Chapter 3 Data Formats and Handling</b>		<b>3-1</b>
3.1	Integer Data Types	3-1
3.1.1	Character Data	3-1
3.1.2	Half-Word Operations	3-2
3.1.3	Byte Pointer (BP, Register 133)	3-2
3.1.4	Bit Strings	3-3
3.1.4.1	Funnel Shift Count (FC, Register 134)	3-3

3.1.5	Character-String Operations	3-4
3.1.5.1	Alignment of Bytes within Words	3-4
3.1.5.2	Detection of Characters within Words	3-4
3.1.6	Boolean Data	3-5
3.1.7	Instruction Constants	3-5
3.2	Floating-Point Data Types	3-5
3.2.1	Single-Precision Floating-Point Values	3-5
3.2.2	Double-Precision Floating-Point Values	3-6
3.2.3	Special Floating-Point Values	3-6
3.2.3.1	Not-A-Number	3-6
3.2.3.2	Infinity	3-7
3.2.3.3	Denormalized Numbers	3-7
3.2.3.4	Zero	3-7
3.3	External Data Accesses	3-7
3.3.1	Address Spaces	3-7
3.3.2	Load/Store Instruction Format	3-8
3.3.3	Load Operations	3-9
3.3.4	Store Operations	3-10
3.3.5	Multiple Accesses	3-10
3.3.5.1	Load/Store Count Remaining (CR, Register 135)	3-11
3.3.5.2	Movement of Large Data Blocks	3-12
3.3.6	Option Bits	3-12
3.3.7	Addressing and Alignment	3-13
3.3.7.1	Byte and Half-Word Addressing	3-13
3.3.7.2	Byte and Half-Word Accesses	3-14
3.3.7.3	Alignment of Words and Half-Words	3-15
3.3.7.4	Alignment of Instructions	3-15
<b>Chapter 4</b>	<b>Procedure Linkage</b>	<b>4-1</b>
4.1	Run-Time Stack Organization and Use	4-1
4.1.1	Management of the Run-time Stack	4-1
4.1.2	The Register Stack	4-3
4.1.3	Local Registers as a Stack Cache	4-4
4.1.4	The Memory Stack	4-5
4.2	Procedure Linkage Conventions	4-7
4.2.1	Argument Passing	4-8
4.2.2	Procedure Prologue	4-8
4.2.3	Spill Handler	4-10
4.2.4	Return Values	4-10
4.2.5	Procedure Epilogue	4-10
4.2.6	Fill Handlers	4-11
4.2.7	The Register Stack Leaf Frame	4-11
4.2.8	Local Variables and Memory-Stack Frames	4-12
4.2.9	Static Link Pointer	4-13
4.2.10	Transparent Procedures	4-13
4.3	Register Usage Convention	4-13
4.4	Example of a Complex Procedure Call	4-14
4.5	Trace-Back Tags	4-15
<b>Chapter 5</b>	<b>Pipelining and Instruction Scheduling</b>	<b>5-1</b>
5.1	Four-Stage Pipeline	5-1
5.2	Pipeline Hold Mode	5-3
5.3	Serialization	5-3

	5.4 Delayed Branch .....	5-4
	5.5 Overlapped Loads and Stores .....	5-5
	5.6 Delayed Effects of Registers .....	5-6
<b>Chapter 6</b>	<b>System Protection .....</b>	<b>6-1</b>
	6.1 <i>User and Supervisor Modes</i> .....	6-1
	6.1.1 Supervisor Mode .....	6-1
	6.1.2 User Mode .....	6-1
	6.2 Register Protection .....	6-2
	6.2.1 Register Bank Protect (RBP, Register 7) .....	6-3
	6.3 Memory Protection .....	6-3
	6.4 External Access Protection .....	6-4
<b>Chapter 7</b>	<b>Memory Management .....</b>	<b>7-1</b>
	7.1 Translation Look-Aside Buffer .....	7-1
	7.2 TLB Registers .....	7-1
	7.2.1 TLB Entry Word 0 .....	7-2
	7.2.2 TLB Entry Word 1 .....	7-4
	7.3 Address Translation Controls .....	7-5
	7.3.1 Enabling and Disabling Address Translation .....	7-5
	7.3.2 MMU Configuration Register (MMU, Register 13) .....	7-5
	7.4 Address Translation Description .....	7-6
	7.4.1 Virtual Address Structure .....	7-6
	7.4.2 Address-Translation Process .....	7-6
	7.4.3 Successful and Unsuccessful Translations .....	7-9
	7.4.4 Instruction Cache Considerations .....	7-9
	7.4.5 Selecting the Virtual Page Size .....	7-10
	7.5 Handling TLB Misses .....	7-11
	7.5.1 TLB Reload .....	7-11
	7.5.2 LRU Recommendation (LRU, Register 14) .....	7-12
	7.5.3 Page Reference and Change Information .....	7-12
	7.5.4 Warm Start .....	7-13
	7.5.5 Minimum Number of Resident Pages .....	7-13
	7.6 Invalidating TLB Entries .....	7-13
<b>Chapter 8</b>	<b>Interrupts and Traps .....</b>	<b>8-1</b>
	8.1 Overview .....	8-1
	8.1.1 Current Processor Status (CPS, Register 2) .....	8-1
	8.1.2 Interrupts .....	8-3
	8.1.3 Traps .....	8-4
	8.1.4 External Interrupts and Traps .....	8-4
	8.1.5 Wait Mode .....	8-4
	8.2 Vector Area .....	8-5
	8.2.1 Vector Area Base Address (VAB, Register 0) .....	8-5
	8.2.2 Vector Numbers .....	8-6
	8.3 Interrupt and Trap Handling .....	8-6
	8.3.1 Old Processor Status (OPS, Register 1) .....	8-6
	8.3.2 The Program Counter Stack .....	8-6
	8.3.2.1 Program Counter 0 (PC0, Register 10) .....	8-9
	8.3.2.2 Program Counter 1 (PC1, Register 11) .....	8-9
	8.3.2.3 Program Counter 2 (PC2, Register 12) .....	8-10

	8.3.3	Taking an Interrupt or Trap	8-10
	8.3.4	Returning from an Interrupt or Trap	8-11
	8.3.5	Lightweight Interrupt Processing	8-13
	8.3.6	Simulation of Interrupts and Traps	8-13
	8.4	<b>WARN Trap</b>	8-14
	8.4.1	<b>WARN Input</b>	8-14
	8.5	Sequencing of Interrupts and Traps	8-15
	8.6	Exception Reporting and Restarting	8-17
	8.6.1	Instruction Exceptions	8-17
	8.6.2	Restarting Faulting External Accesses	8-17
	8.6.2.1	Channel Address (CHA, Register 4)	8-18
	8.6.2.2	Channel Data (CHD, Register 5)	8-19
	8.6.2.3	Channel Control (CHC, Register 6)	8-19
	8.6.3	Integer Exceptions	8-20
	8.6.4	Floating-Point Exceptions	8-21
	8.6.5	Correcting Out-of-Range Results	8-21
	8.6.6	Exceptions During Interrupt and Trap Handling	8-21
	8.7	Timer Facility	8-22
	8.7.1	Timer Facility Operation	8-22
	8.7.2	Timer Facility Initialization	8-22
	8.7.3	Handling Timer Interrupts	8-22
	8.7.4	Timer Facility Uses	8-23
	8.7.5	Timer Counter (TMC, Register 8)	8-23
	8.7.6	Timer Reload (TMR, Register 9)	8-24
<b>Chapter 9</b>		<b>Instruction Cache Operation</b>	<b>9-1</b>
	9.1	Instruction Cache Overview	9-1
	9.2	Accessing Cache Fields	9-2
	9.2.1	Instruction Words	9-3
	9.2.2	Address Tag and Status Information	9-3
	9.2.3	Cache Interface Register (CIR, Register 29)	9-4
	9.2.4	Cache Data Register (CDR, Register 30)	9-4
	9.3	Cache Hits and Misses	9-5
	9.4	External Fetching and Cache Reload	9-5
	9.4.1	Cache Replacement	9-6
	9.4.2	Overview of External Instruction Fetching	9-6
	9.4.3	The Instruction Fetch Pointer	9-7
	9.4.4	Cache Misses During Sequential Instruction Fetching	9-7
	9.5	Instruction Prefetching	9-7
	9.5.1	Operation During Prefetching	9-7
	9.5.2	The Role of the Prefetch Buffer	9-8
	9.5.3	Terminating Instruction Prefetching Because of a Cache Hit	9-8
	9.5.4	Terminating Instruction Prefetching Because of a Branch	9-8
	9.5.5	Collisions Between Instruction Fetching and Loads or Stores	9-9
	9.6	Cache Invalidation	9-9
<b>Chapter 10</b>		<b>System Interface</b>	<b>10-1</b>
	10.1	Signal Description	10-1
	10.2	Processor Reset and Initialization	10-5
	10.2.1	Configuration (CFG, Register 3)	10-5
	10.2.2	Reset Mode	10-7
	10.2.3	Am29035 Processor Initialization Considerations	10-8
	10.3	Clocks	10-8

10.3.1	Electrical Specifications .....	10-9
10.4	Bus Description .....	10-9
10.4.1	Bus Overview .....	10-9
10.4.2	User-Defined Signals .....	10-9
10.4.3	Instruction Accesses .....	10-10
10.4.4	Data Accesses .....	10-10
10.4.5	Read-Only Memories .....	10-11
10.4.5.1	Narrow Read Interface .....	10-11
10.4.5.2	8-Bit Narrow Accesses .....	10-12
10.4.5.3	16-Bit Narrow Accesses .....	10-12
10.4.5.4	ROM Address Mapping .....	10-13
10.4.6	Programmable Bus Sizing (Am29035 Processor Only) .....	10-13
10.4.7	Reporting Errors .....	10-14
10.4.8	Access Protocols .....	10-15
10.4.8.1	Page-Mode Accesses .....	10-15
10.4.9	Simple Accesses .....	10-15
10.4.10	Burst-Mode Accesses .....	10-15
10.4.10.1	Burst-Mode Overview .....	10-15
10.4.10.2	Processor Pre-emption, Termination, or Cancellation of a Burst-Mode Access .....	10-16
10.4.10.3	Slave Cancellation of a Burst-Mode Access .....	10-17
10.4.10.4	Using $\overline{\text{ERLYA}}$ for Interleaved Memory Systems .....	10-17
10.4.11	Arbitration .....	10-18
10.4.11.1	Using The Processor as an Arbiter .....	10-19
10.5	Bus Sharing—Electrical Considerations .....	10-19
10.6	Multiprocessing and the $\overline{\text{LOCK}}$ Output .....	10-20
10.7	Master/Slave Checking .....	10-20
10.7.1	Master/Slave Operation .....	10-21
10.7.2	Preventing Spurious Errors .....	10-21
10.7.3	Switching Master and Slave Processors .....	10-22
<b>Chapter 11</b>	<b>Debugging and Testing .....</b>	<b>11-1</b>
11.1	Trace Facility .....	11-1
11.2	Instruction Breakpoints .....	11-2
11.3	Processor Status Outputs .....	11-2
11.4	CPU Control Inputs .....	11-4
11.5	Implementing a Hardware-Development System .....	11-5
11.5.1	Halt Mode .....	11-5
11.5.2	Step Mode .....	11-5
11.5.3	Load Test Instruction Mode .....	11-6
11.5.4	Summary of Development System Operation .....	11-9
11.6	In-Circuit Testing .....	11-9
11.7	Test Access Port .....	11-9
11.7.1	Boundary Scan Cells .....	11-10
11.7.2	Instruction Register and Implemented Instructions .....	11-11
11.7.2.1	EXTEST .....	11-12
11.7.2.2	INTEST .....	11-12
11.7.2.3	SAMPLE .....	11-13
11.7.2.4	ICTEST1 .....	11-13
11.7.2.5	ICTEST2 .....	11-13
11.7.2.6	BYPASS .....	11-13
11.7.3	Order of Scan Cells in Boundary Scan Path .....	11-14
11.7.3.1	Instruction Path .....	11-14
11.7.3.2	Bypass Path .....	11-14

	11.7.3.3	Main Data Path .....	11-14
	11.7.3.4	ICTEST1 Path .....	11-16
	11.7.3.5	ICTEST2 Path .....	11-16
<b>Chapter 12</b>	<b>Instruction Set</b> .....		<b>12-1</b>
	12.1	Instruction-Description Nomenclature .....	12-1
	12.1.1	Operand Notation and Symbols .....	12-1
	12.1.2	Operator Symbols .....	12-2
	12.1.3	Control-Flow Terminology .....	12-3
	12.1.4	Assembler Syntax .....	12-4
	12.2	Instruction Formats .....	12-4
	12.3	Instruction Description .....	12-7
	12.4	Instruction Index by Operation Code .....	12-127
<b>Appendix A</b>	<b>Bus Summary and Timing Diagrams</b> .....		<b>A-1</b>
<b>Appendix B</b>	<b>Register Summary</b> .....		<b>B-1</b>
<b>Appendix C</b>	<b>Data Sheet</b> .....		<b>C-1</b>
	Am29030 Microprocessor Distinctive Characteristics .....		C-1
	Am29035 Microprocessor Distinctive Characteristics .....		C-1
	General Description .....		C-2
	29K Family Development Support Products .....		C-2
	Related AMD Products .....		C-2
	Third Party Development Support Products .....		C-2
	Connection Diagram .....		C-3
	PGA Pin Designation .....		C-4
	Sorted by Pin No. ....		C-4
	Sorted by Pin Name .....		C-5
	Connection Diagram .....		C-6
	QFP Pin Designation .....		C-7
	Sorted by Pin No. ....		C-7
	Sorted by Pin Name .....		C-8
	Ordering Information .....		C-10
	Absolute Maximum Ratings .....		C-11
	Operating Ranges .....		C-11
	DC Characteristics Over Commercial Operating Ranges .....		C-11
	Capacitance .....		C-11
	Switching Characteristics Over Commercial Operating Range (PGA) .....		C-12
	Switching Characteristics Over Commercial Operating Range (QFP) .....		C-13
	Switching Waveforms .....		C-14
	Capacitive Output Delays .....		C-15
	Switching Test Circuit .....		C-15
	Am29030 Microprocessor Thermal Characteristics .....		C-16

## LIST OF FIGURES

Figure 1-1	Simplified System Diagram	1-3
Figure 2-1	General-Purpose Register Organization	2-10
Figure 2-2	Special-Purpose Registers	2-12
Figure 2-3	Indirect Pointer C Register	2-13
Figure 2-4	Indirect Pointer A Register	2-14
Figure 2-5	Indirect Pointer B Register	2-14
Figure 2-6	Floating-Point Environment Register	2-15
Figure 2-7	Integer Environment Register	2-16
Figure 2-8	ALU Status Register	2-16
Figure 2-9	Floating-Point Status	2-19
Figure 2-10	Q Register	2-20
Figure 3-1	Character Format	3-1
Figure 3-2	Half-Word Format	3-2
Figure 3-3	Byte Pointer Register	3-3
Figure 3-4	Funnel Shift Count Register	3-3
Figure 3-5	Single-Precision Floating-Point Format	3-6
Figure 3-6	Double-Precision Floating-Point Format	3-6
Figure 3-7	Load/Store Instruction Format	3-8
Figure 3-8	Load/Store Count Remaining Register	3-12
Figure 3-9	Byte and Half-Word Addressing with BO = 0 (Big Endian)	3-13
Figure 3-10	Byte and Half-Word Addressing with BO = 1 (Little Endian)	3-14
Figure 4-1	Run-time Stack Example	4-2
Figure 4-2	An Activation Record in the Register Stack	4-3
Figure 4-3	Relationship of Stack Cache and Register Stack	4-4
Figure 4-4	Stack Overflow	4-6
Figure 4-5	Stack Underflow	4-6
Figure 4-6	Definition of size and rsize Values	4-9
Figure 4-7	Trace-Back Tags	4-15
Figure 5-1	Am29030 and Am29035 Microprocessors Data Flow	5-2
Figure 6-1	Register Bank Protect Register	6-3
Figure 7-1	Translation Look-Aside Buffer Organization	7-2
Figure 7-2	Translation Look-Aside Buffer Registers	7-3
Figure 7-3	TLB Entry Word 0 Register	7-3
Figure 7-4	TLB Entry Word 1 Register	7-4
Figure 7-5	MMU Configuration Register	7-5
Figure 7-6	Virtual Address for 1, 2, 4, and 8-Kbyte Pages	7-7
Figure 7-7	TLB Address-Translation Process	7-8
Figure 7-8	LRU Recommendation Register	7-12
Figure 8-1	Current Processor Status Register	8-1
Figure 8-2	Vector Table Entry	8-5
Figure 8-3	Vector Area Base Address Register	8-5
Figure 8-4	Program Counter Unit	8-8
Figure 8-5	Program Counter 0 Register	8-9
Figure 8-6	Program Counter 1 Register	8-9
Figure 8-7	Program Counter 2 Register	8-10
Figure 8-8	Current Processor Status After an Interrupt or Trap	8-11
Figure 8-9	Current Processor Status Before Interrupt Return	8-12
Figure 8-10	Channel Address Register	8-19
Figure 8-11	Channel Data Register	8-19
Figure 8-12	Channel Control Register	8-19



Figure 8-13	Timer Counter Register .....	8-23
Figure 8-14	Timer Reload Register .....	8-24
Figure 9-1	Instruction Cache Block Organization .....	9-1
Figure 9-2	Instruction Cache Organization .....	9-2
Figure 9-3	Instruction Words in the Cache Data Register .....	9-3
Figure 9-4	Address Tag and Status Information in the Cache Data Register .....	9-3
Figure 9-5	Cache Interface Register .....	9-4
Figure 9-6	Cache Data Register .....	9-5
Figure 10-1	Configuration Register .....	10-6
Figure 10-2	Current Processor Status Register In Reset Mode .....	10-7
Figure 10-3	Configuration Register in Reset Mode .....	10-7
Figure 11-1	STAT Output Reporting with High-Frequency Interface .....	11-3
Figure 11-2	Valid Transitions on CNTL(1–0) Inputs .....	11-4
Figure 11-3	Processor Status While in Load Test Instruction Mode .....	11-7
Figure 11-4	Input Boundary-Scan Cell .....	11-10
Figure 11-5	Output Boundary-Scan Cell .....	11-11
Figure 12-1	Instruction Format .....	12-4
Figure 12-2	Frequently Occurring Instruction Field Uses .....	12-6
Figure 12-3	Instruction-Description Format .....	12-7
Figure A-1	Relationship of INCLK, Internal Processor Clock, and MEMCLK .....	A-3
Figure A-2	Processor Reset .....	A-4
Figure A-3	Processor Reset—8-Bit Narrow Read Interface .....	A-4
Figure A-4	Processor Reset—16-Bit Narrow Read Interface .....	A-4
Figure A-5	Simple Data Read Access .....	A-5
Figure A-6	Simple Data Read Access (Multi-Cycle) .....	A-6
Figure A-7	Simple Data Write Access .....	A-7
Figure A-8	Simple Data Write Access (Multi-Cycle) .....	A-8
Figure A-9	Page-Mode Read Access .....	A-9
Figure A-10	Page-Mode Write Access .....	A-10
Figure A-11	Read Access Followed by a Read Access (Page-Mode) .....	A-11
Figure A-12	Read Access Followed by a Write Access (Page-Mode) .....	A-12
Figure A-13	Write Access Followed by a Read Access (Page-Mode) .....	A-13
Figure A-14	Write Access Followed by a Write Access (Page-Mode) .....	A-14
Figure A-15	Burst-Mode Read Access .....	A-15
Figure A-16	Burst-Mode Read Access (Multi-Cycle Initial Access) .....	A-16
Figure A-17	Burst-Mode Write Access .....	A-17
Figure A-18	Burst-Mode Write Access (Multi-Cycle Initial Access) .....	A-18
Figure A-19	Processor Preemption, Termination or Cancellation of a Burst-Mode Read Access .....	A-19
Figure A-20	Processor Preemption, Termination or Cancellation of a Burst-Mode Write Access .....	A-20
Figure A-21	Slave Cancellation of a Burst-Mode Read Access .....	A-21
Figure A-22	$\overline{\text{ERLYA}}$ Burst-Mode Read Access .....	A-22
Figure A-23	$\overline{\text{ERLYA}}$ Burst-Mode Read Access (Multi-Cycle) .....	A-23
Figure A-24	Simple 8-Bit Narrow Read Word Access .....	A-24
Figure A-25	Simple 8-Bit Narrow Read Access with Fast Subsequent Accesses .....	A-25
Figure A-26	Burst-Mode 8-Bit Narrow Read Access .....	A-26
Figure A-27	Simple 16-Bit Narrow Read Word Access .....	A-27
Figure A-28	Simple 16-Bit Narrow Read Word Access with Fast Second Access .....	A-28
Figure A-29	Burst-Mode 16-Bit Narrow Read Access .....	A-29
Figure A-30	Simple 16-Bit Narrow Write Word Access .....	A-30
Figure A-31	Simple 16-Bit Narrow Write Word Access with Fast Subsequent Access .....	A-31

Figure A-32	Burst-Mode 16-Bit Narrow Write Access	A-32
Figure A-33	Load and Set Instruction (Page Mode)	A-33
Figure A-34	TLB Miss or Protection Violation on Read or Write	A-34
Figure A-35	Bus Arbitration—Normal Transfer to Processor	A-35
Figure A-36	Bus Arbitration—Fast Transfer to Processor	A-36
Figure A-37	Bus Arbitration—False Processor Request	A-37
Figure A-38	Bus Arbitration—Granting of Unrequested Bus	A-38
Figure A-39	Bus Arbitration—Normal Transfer from Processor	A-39
Figure A-40	Bus Arbitration—Preempting Bus from Processor	A-40
Figure B-1	General-Purpose Register Organization	B-1
Figure B-2	Register Bank Organization	B-2
Figure B-3	Special Purpose Registers	B-3
Figure B-4	Special Purpose Registers	B-7
Figure B-5	Translation Look-Aside Buffer Entries	B-7

---

## LIST OF TABLES

Table 2-1	Integer Arithmetic Instructions .....	2-2
Table 2-2	Compare Instructions .....	2-3
Table 2-3	Logical Instructions .....	2-4
Table 2-4	Shift Instructions .....	2-4
Table 2-5	Data Movement Instructions .....	2-5
Table 2-6	Constant Instructions .....	2-6
Table 2-7	Floating-Point Instructions .....	2-6
Table 2-8	Branch Instructions .....	2-7
Table 2-9	Miscellaneous Instructions .....	2-8
Table 6-1	Register Bank Organization .....	6-2
Table 6-2	Access Protection .....	6-4
Table 8-1	Vector Number Assignments .....	8-7
Table 8-2	Interrupt and Trap Priority Table .....	8-16
Table A-1	Signal Summary .....	A-1
Table B-1	Register Field Summary .....	B-8