

TABLE OF CONTENTS



Universidad Nacional de Entre Ríos
Facultad de



Nº 2179

Preface	Introduction and Overview	P-1
	The Am29200™ RISC Microcontroller	P-1
	Design Philosophy	P-1
	Optimum Performance	P-2
	Performance Leverage	P-2
	Conclusion	P-3
	Purpose of this Manual	P-3
	Intended Audience	P-3
	Am29200 Microprocessor User's Manual Overview	P-3
	29K™ Family Documentation	P-5
	Related Publications	P-6
Chapter 1	Features and Performance	1-1
	1.1 Distinctive Characteristics	1-1
	1.2 Key Features and Benefits	1-2
	1.2.1 Complete Set of Common System Peripherals	1-2
	1.2.1.1 ROM Controller (Chapter 8)	1-2
	1.2.1.2 DRAM Controller (Chapter 9)	1-2
	1.2.1.3 DMA Controller (Chapter 11)	1-3
	1.2.1.4 Peripheral Interface Adapter (Chapter 10)	1-3
	1.2.1.5 Interrupt Controller (Section 16.8)	1-3
	1.2.1.6 I/O Port (Chapter 12)	1-4
	1.2.1.7 Video Interface (Chapter 15)	1-4
	1.2.1.8 Serial Port (Chapter 14)	1-4
	1.2.1.9 Parallel Port (Chapter 13)	1-4
	1.2.2 Wide Range of Price/Performance Points	1-4
	1.2.3 Glueless System Interfaces	1-4
	1.2.4 Pin-, Bus-, and Software-Compatibility	1-4
	1.2.5 Complete Development and Support Environment	1-5
	1.3 Performance Overview	1-5
	1.3.1 Instruction Timing (Section 2.1)	1-5
	1.3.2 Pipelining (Section 5.1)	1-6
	1.3.3 Burst-Mode and Page-Mode Memories (Sections 8.2.4, 9.2.6)	1-6
	1.3.4 Instruction Set Overview (Chapter 2)	1-6
	1.3.5 Data Formats (Chapter 3)	1-6
	1.3.6 Protection (Chapter 6)	1-7
	1.3.7 DRAM Mapping (Section 9.2.4)	1-7
	1.3.8 Interrupts and Traps (Chapter 16)	1-7
	1.4 Debugging and Testing (Chapter 17)	1-7
Chapter 2	Programming	2-1
	2.1 Instruction Set	2-1
	2.1.1 Integer Arithmetic	2-1

2.1.2	Compare	2-1
2.1.3	Logical	2-4
2.1.4	Shift	2-4
2.1.5	Data Movement	2-4
2.1.6	Constant	2-5
2.1.7	Floating-Point	2-6
2.1.8	Branch	2-6
2.1.9	Miscellaneous	2-6
2.1.10	Reserved Instructions	2-6
2.2	Register Model	2-6
2.2.1	General-Purpose Registers	2-8
2.2.1.1	Register Addressing	2-10
2.2.1.2	Global Registers	2-10
2.2.1.3	Local Registers	2-11
2.2.1.4	Local-Register Stack Pointer	2-11
2.2.2	Special-Purpose Registers	2-11
2.3	Addressing Registers Indirectly	2-12
2.3.1	Indirect Pointer C (IPC, Register 128)	2-13
2.3.2	Indirect Pointer A (IPA, Register 129)	2-13
2.3.3	Indirect Pointer B (IPB, Register 130)	2-14
2.4	Instruction Environment	2-14
2.4.1	Floating-Point Environment (FPE, Register 160)	2-14
2.4.2	Integer Environment (INTE, Register 161)	2-16
2.5	Status Results of Instructions	2-16
2.5.1	ALU Status (ALU, Register 132)	2-16
2.5.2	Arithmetic Operation Status Results	2-17
2.5.3	Logical Operation Status Results	2-18
2.5.4	Floating-Point Status Results	2-18
2.5.5	Floating-Point Status (FPS, Register 162)	2-18
2.6	Integer Multiplication and Division	2-20
2.6.1	Q (Q, Register 131)	2-20
2.6.2	Multiplication	2-21
2.6.3	Division	2-22
2.7	I Need An Instruction To...	2-25
2.7.1	Run-Time Checking	2-25
2.7.2	Operating-System Calls	2-25
2.7.3	Multiprecision Integer Operations	2-25
2.7.4	Complementing a Boolean	2-26
2.7.5	Large Jump and Call Ranges	2-26
2.7.6	NO-OPs	2-27
2.8	Virtual Arithmetic Processor	2-27
2.8.1	Trapping Arithmetic Instructions	2-27
2.8.2	Virtual Registers	2-27
2.9	Processor Initialization	2-28
2.9.1	Configuration (CFG, Register 3)	2-28
2.9.2	Reset Mode	2-28
Chapter 3	Data Formats and Handling	3-1
3.1	Integer Data Types	3-1
3.1.1	Character Data	3-1
3.1.2	Half-Word Operations	3-2
3.1.3	Byte Pointer (BP, Register 133)	3-2
3.1.4	Bit Strings	3-3
3.1.4.1	Funnel Shift Count (FC, Register 134)	3-3

3.1.5	Character-String Operations	3-4
3.1.5.1	Alignment of Bytes Within Words	3-4
3.1.5.2	Detection of Characters Within Words	3-4
3.1.6	Boolean Data	3-4
3.1.7	Instruction Constants	3-5
3.2	Floating-Point Data Types	3-5
3.2.1	Single-Precision Floating-Point Values	3-5
3.2.2	Double-Precision Floating-Point Values	3-6
3.2.3	Special Floating-Point Values	3-6
3.2.3.1	Not-A-Number	3-6
3.2.3.2	Infinity	3-7
3.2.3.3	Denormalized Numbers	3-7
3.2.3.4	Zero	3-7
3.3	External Data Accesses	3-7
3.3.1	Load/Store Instruction Format	3-7
3.3.2	Load Operations	3-9
3.3.3	Store Operations	3-9
3.3.4	Multiple Accesses	3-10
3.3.4.1	Load/Store Count Remaining (CR, Register 135)	3-11
3.3.4.2	Movement of Large Data Blocks	3-11
3.3.5	Option Bits	3-12
3.3.6	Addressing and Alignment	3-12
3.3.6.1	Byte and Half-Word Addressing	3-12
3.3.6.2	Byte and Half-Word Accesses	3-12
3.3.6.3	Alignment of Words and Half-Words	3-13
3.3.6.4	Alignment of Instructions	3-14
Chapter 4	Procedure Linkage	4-1
4.1	Run-Time Stack Organization and Use	4-1
4.1.1	Management of the Run-Time Stack	4-1
4.1.2	The Register Stack	4-3
4.1.3	Local Registers as a Stack Cache	4-4
4.1.4	The Memory Stack	4-7
4.2	Procedure Linkage Conventions	4-7
4.2.1	Argument Passing	4-8
4.2.2	Procedure Prologue	4-8
4.2.3	Spill Handler	4-10
4.2.4	Return Values	4-10
4.2.5	Procedure Epilogue	4-11
4.2.6	Fill Handlers	4-11
4.2.7	The Register Stack Leaf Frame	4-11
4.2.8	Local Variables and Memory-Stack Frames	4-12
4.2.9	Static Link Pointer	4-13
4.2.10	Transparent Procedures	4-13
4.3	Register Usage Convention	4-13
4.4	Example of a Complex Procedure Call	4-14
4.5	Trace-Back Tags	4-15
Chapter 5	Pipelining and Instruction Scheduling	5-1
5.1	Four-Stage Pipeline	5-1
5.2	Pipeline Hold Mode	5-1
5.3	Serialization	5-2
5.4	Delayed Branch	5-2

	5.5 Overlapped Loads and Stores	5-4
	5.6 Delayed Effects of Registers	5-5
Chapter 6	System Protection	6-1
	6.1 User and Supervisor Modes	6-1
	6.1.1 Supervisor Mode	6-1
	6.1.2 User Mode	6-1
	6.2 Register Protection	6-1
	6.2.1 Register Bank Protect (RBP, Register 7)	6-2
Chapter 7	System Overview	7-1
	7.1 Signal Description	7-1
	7.1.1 Clocks	7-1
	7.1.2 Processor Signals	7-1
	7.1.3 ROM Interface	7-2
	7.1.4 DRAM Interface	7-3
	7.1.5 Peripheral Interface Adapter (PIA)	7-3
	7.1.6 DMA Controller	7-4
	7.1.7 I/O Port	7-4
	7.1.8 Parallel Port	7-4
	7.1.9 Serial Port	7-5
	7.1.10 Video Interface	7-5
	7.1.11 JTAG 1149.1 Boundary Scan Interface	7-6
	7.2 Access Priority	7-6
	7.3 System Address Partition	7-7
	7.4 Internal Peripherals and Controllers	7-7
Chapter 8	ROM Controller	8-1
	8.1 Programmable Registers	8-1
	8.1.1 ROM Control Register (RMCT, Address 80000000)	8-1
	8.1.2 ROM Configuration Register (RMCF, Address 80000004)	8-2
	8.1.3 Initialization	8-2
	8.2 ROM Accesses	8-3
	8.2.1 ROM Address Mapping	8-3
	8.2.2 Simple ROM Accesses	8-3
	8.2.3 Writes to the ROM Space	8-3
	8.2.4 Burst-Mode ROM Accesses	8-3
	8.2.5 Narrow ROM Accesses	8-4
	8.2.5.1 8-Bit Narrow Accesses	8-4
	8.2.5.2 16-Bit Narrow Accesses	8-5
	8.2.6 Use of WAIT to Extend ROM Cycles	8-6
Chapter 9	DRAM Controller	9-1
	9.1 Programmable Registers	9-1
	9.1.1 DRAM Control Register (DRCT, Address 80000008)	9-1
	9.1.2 DRAM Configuration Register (DRCF, Address 8000000C)	9-2
	9.1.3 DRAM Mapping Register 0 (DRM0, Address 80000010)	9-3
	9.1.4 DRAM Mapping Register 1 (DRM1, Address 80000014)	9-3
	9.1.5 DRAM Mapping Register 2 (DRM2, Address 80000018)	9-3
	9.1.6 DRAM Mapping Register 3 (DRM3, Address 8000001C)	9-3
	9.1.7 Initialization	9-3
	9.2 DRAM Accesses	9-4
	9.2.1 DRAM Address Mapping	9-4
	9.2.2 Address Multiplexing	9-4

	9.2.3	Sixteen-Bit DRAM Width	9-5
	9.2.4	Mapped DRAM Accesses	9-6
	9.2.5	Normal Access Timing	9-6
	9.2.6	Page-Mode Access Timing	9-6
	9.2.7	DRAM Refresh	9-8
	9.2.8	Video DRAM Interface	9-10
Chapter 10		Peripheral Interface Adapter	10-1
	10.1	Programmable Registers	10-1
	10.1.1	PIA Control Register 0/1	10-1
	10.1.2	Initialization	10-2
	10.2	PIA Accesses	10-2
	10.2.1	Normal Access Timing	10-2
	10.2.2	Use of $\overline{\text{WAIT}}$ to Extend I/O Cycles	10-2
Chapter 11		DMA Controller	11-1
	11.1	Programmable Registers	11-1
	11.1.1	DMA0 Control Register (DMCT0, Address 80000030)	11-1
	11.1.2	DMA0 Address Register (DMAD0, Address 80000034)	11-3
	11.1.3	DMA0 Address Tail Register (TAD0, Address 80000036)	11-4
	11.1.4	DMA0 Count Register (DMCNO, Address 80000038)	11-4
	11.1.5	DMA0 Count Tail Register (TCNO, Address 8000003A)	11-4
	11.1.6	DMA1 Control Register (DMCT1, Address 80000040)	11-5
	11.1.7	DMA1 Address Register (DMAD1, Address 80000044)	11-5
	11.1.8	DMA1 Count Register (DMCN1, Address 80000048)	11-5
	11.1.9	Initialization	11-5
	11.2	DMA Transfers	11-5
	11.3	DMA Queuing (DMA Channel 0 Only)	11-8
	11.4	Random Direct Memory Access by External Devices	11-8
Chapter 12		Programmable I/O Port	12-1
	12.1	Programmable Registers	12-1
	12.1.1	PIO Control Register (POCT, Address 800000D0)	12-1
	12.1.2	PIO Input Register (PIN, Address 800000D4)	12-2
	12.1.3	PIO Output Register (POUT, Address 800000D8)	12-2
	12.1.4	PIO Output Enable Register (POEN, Address 800000DC)	12-3
	12.1.5	Initialization	12-3
	12.2	Operating the I/O Port	12-3
Chapter 13		Parallel Port	13-1
	13.1	Programmable Registers	13-1
	13.1.1	Parallel Port Control Register (PPCT, Address 800000C0)	13-1
	13.1.2	Parallel Port Status Register (PPST, Address 800000C1)	13-3
	13.1.3	Parallel Port Data Register (PPDT, Address 800000C4)	13-3
	13.1.4	Initialization	13-4
	13.2	Parallel Port Transfers	13-4
	13.2.1	Transfers from the Host	13-5
	13.2.2	Transfers to the Host	13-7
Chapter 14		Serial Port	14-1
	14.1	Programmable Registers	14-1
	14.1.1	Serial Port Control Register (SPCT, Address 80000080)	14-1
	14.1.2	Serial Port Status Register (SPST, Address 80000084)	14-3

14.1.3	Serial Port Transmit Holding Register (SPTH, Address 80000088)	14-4
14.1.4	Serial Port Receive Buffer Register (SPRB, Address 8000008C)	14-4
14.1.5	Baud Rate Divisor Register (BAUD, Address 80000090)	14-5
14.1.6	Serial Port Initialization	14-5
Chapter 15	Video Interface	15-1
15.1	Programmable Registers	15-1
15.1.1	Video Control Register (VCT, Address 800000E0)	15-1
15.1.2	Top Margin Register (TOP, Address 800000E4)	15-3
15.1.3	Side Margin Register (SIDE, Address 800000E8)	15-3
15.1.4	Video Data Holding Register (VDT, Address 800000EC)	15-3
15.1.5	Initialization	15-4
15.2	Video Interface Operation	15-4
15.2.1	Transmitting Data on the Video Interface	15-4
15.2.2	Receiving Data on the Video Interface	15-6
Chapter 16	Interrupts and Traps	16-1
16.1	Overview	16-1
16.1.1	Current Processor Status (CPS, Register 2)	16-1
16.1.2	Interrupts	16-3
16.1.3	Traps	16-3
16.1.4	External Interrupts and Traps	16-3
16.1.5	Wait Mode	16-4
16.2	Vector Area	16-4
16.2.1	Vector Area Base Address (VAB, Register 0)	16-5
16.2.2	Vector Numbers	16-5
16.3	Interrupt and Trap Handling	16-5
16.3.1	Old Processor Status (OPS, Register 1)	16-7
16.3.2	The Program Counter Stack	16-7
16.3.2.1	Program Counter 0 (PC0, Register 10)	16-9
16.3.2.2	Program Counter 1 (PC1, Register 11)	16-9
16.3.2.3	Program Counter 2 (PC2, Register 12)	16-9
16.3.3	Taking An Interrupt Or Trap	16-10
16.3.4	Returning From An Interrupt Or Trap	16-11
16.3.5	Lightweight Interrupt Processing	16-12
16.3.6	Simulation of Interrupts and Traps	16-13
16.4	$\overline{\text{WARN}}$ Trap	16-13
16.4.1	$\overline{\text{WARN}}$ Input	16-14
16.5	Sequencing of Interrupts and Traps	16-14
16.6	Exception Reporting and Restarting	16-16
16.6.1	Instruction Exceptions	16-16
16.6.2	Restarting Mapped DRAM Accesses	16-17
16.6.2.1	Channel Address (CHA, Register 4)	16-18
16.6.2.2	Channel Data (CHD, Register 5)	16-18
16.6.2.3	Channel Control (CHC, Register 6)	16-18
16.6.3	Integer Exceptions	16-19
16.6.4	Floating-Point Exceptions	16-20
16.6.5	Correcting Out-of-Range Results	16-20
16.6.6	Exceptions During Interrupt and Trap Handling	16-21
16.7	Timer Facility	16-21
16.7.1	Timer Facility Operation	16-21
16.7.2	Timer Facility Initialization	16-21
16.7.3	Handling Timer Interrupts	16-22

	16.7.4	Timer Facility Uses	16-22
	16.7.5	Timer Counter (TMC, Register 8)	16-22
	16.7.6	Timer Reload (TMR, Register 9)	16-23
	16.8	Internal Interrupt Controller	16-23
	16.8.1	Interrupt Control Register (ICT, Address 80000028)	16-24
	16.8.2	Interrupt Controller Initialization	16-25
	16.8.3	Servicing Internal Interrupts	16-25
Chapter 17		Debugging and Testing	17-1
	17.1	Trace Facility	17-1
	17.2	Instruction Breakpoints	17-1
	17.3	Processor Status Outputs	17-2
	17.4	Control Signals In Scan Path	17-2
	17.5	Test Access Port	17-3
	17.5.1	Boundary Scan Cells	17-4
	17.5.2	Instruction Register and Implemented Instructions	17-5
	17.5.2.1	EXTEST	17-6
	17.5.2.2	INTEST	17-6
	17.5.2.3	SAMPLE	17-6
	17.5.2.4	ICTEST1	17-6
	17.5.2.5	ICTEST2	17-7
	17.5.2.6	BYPASS	17-7
	17.5.3	Order of Scan Cells in Boundary Scan Path	17-7
	17.5.3.1	Instruction Path	17-7
	17.5.3.2	BYPASS Path	17-8
	17.5.3.3	Main Data Path	17-8
	17.5.3.4	ICTEST1 Path	17-10
	17.5.3.5	ICTEST2 Path	17-10
	17.6	Implementing a Hardware-Development System	17-10
	17.6.1	Halt Mode	17-10
	17.6.2	Step Mode	17-11
	17.6.3	Load Test Instruction Mode	17-12
	17.6.4	Accessing Internal State Via Boundary Scan	17-14
	17.6.4.1	Inspecting State Via Boundary Scan	17-14
	17.6.4.2	Altering State Via Boundary Scan	17-15
	17.6.5	HALT Instructions as Breakpoints	17-15
	17.6.6	Forcing Outputs to High Impedance	17-16
Chapter 18		Instruction Set	18-1
	18.1	Instruction-Description Nomenclature	18-1
	18.1.1	Operand Notation and Symbols	18-1
	18.1.2	Operator Symbols	18-2
	18.1.3	Control-Flow Terminology	18-3
	18.1.4	Assembler Syntax	18-3
	18.2	Instruction Formats	18-4
	18.3	Instruction Description	18-7
	18.4	Instruction Index by Operation Code	18-127
Appendix A		Processor Register Summary	A-1
Appendix B		Peripheral Register Summary	B-1
Appendix C		Am29200 Data Sheet	C-1

LIST OF FIGURES

Figure 1-1	Am29200 Microprocessor Block Diagram	1-3
Figure 2-1	General-Purpose Register Organization	2-9
Figure 2-2	Special-Purpose Registers	2-12
Figure 2-3	Indirect Pointer C Register	2-13
Figure 2-4	Indirect Pointer A Register	2-14
Figure 2-5	Indirect Pointer B Register	2-14
Figure 2-6	Floating-Point Environment Register	2-15
Figure 2-7	Integer Environment Register	2-16
Figure 2-8	ALU Status Register	2-16
Figure 2-9	Floating-Point Status	2-19
Figure 2-10	Q Register	2-20
Figure 2-11	Configuration Register	2-28
Figure 2-12	Current Processor Status Register In Reset Mode	2-29
Figure 3-1	Character Format	3-1
Figure 3-2	Half-Word Format	3-2
Figure 3-3	Byte Pointer Register	3-3
Figure 3-4	Funnel Shift Count Register	3-3
Figure 3-5	Single-Precision Floating-Point Format	3-6
Figure 3-6	Double-Precision Floating-Point Format	3-6
Figure 3-7	Load/Store Instruction Format	3-8
Figure 3-8	Load/Store Count Remaining Register	3-11
Figure 3-9	Byte and Half-Word Addressing (Big Endian)	3-13
Figure 4-1	Run-Time Stack Example	4-2
Figure 4-2	An Activation Record in the Register Stack	4-3
Figure 4-3	Relationship of Stack Cache and Register Stack	4-4
Figure 4-4	Stack Overflow	4-6
Figure 4-5	Stack Underflow	4-6
Figure 4-6	Definition of <i>size</i> and <i>rsize</i> Values	4-9
Figure 4-7	Trace-Back Tags	4-15
Figure 6-1	Register Bank Organization	6-2
Figure 6-2	Register Bank Protect Register	6-3
Figure 8-1	ROM Control Register	8-1
Figure 8-2	ROM Configuration Register	8-2
Figure 8-3	Simple ROM Read Cycle	8-4
Figure 8-4	Simple ROM Read Cycle—Zero Wait States	8-5
Figure 8-5	Simple Write to ROM Bank (for alterable memories in the ROM address space)	8-6
Figure 8-6	Burst-Mode ROM Read	8-7
Figure 8-7	Extending a ROM Read Cycle with $\overline{\text{WAIT}}$	8-8
Figure 8-8	Extending a ROM Write Cycle with $\overline{\text{WAIT}}$	8-8
Figure 9-1	DRAM Control Register	9-1
Figure 9-2	DRAM Configuration Register	9-2
Figure 9-3	DRAM Mapping Register 0	9-3
Figure 9-4	Location of Bytes and Half-Words on a 16-Bit Bus	9-5
Figure 9-5	DRAM Read Cycle	9-7
Figure 9-6	DRAM Write Cycle	9-7
Figure 9-7	DRAM Page-Mode Read Cycle	9-8
Figure 9-8	DRAM Page-Mode Write Cycle	9-9
Figure 9-9	DRAM Refresh Cycle	9-9
Figure 9-10	VDRAM Transfer Cycle	9-10
Figure 10-1	PIA Control Register 0 (PICT0, Address 80000020)	10-1
Figure 10-2	PIA Control Register 1 (PICT1, Address 80000024)	10-1
Figure 10-3	PIA Read Cycle	10-3
Figure 10-4	PIA Write Cycle	10-4
Figure 10-5	Extending a PIA Read Cycle with $\overline{\text{WAIT}}$	10-5
Figure 10-6	Extending a PIA Write Cycle with $\overline{\text{WAIT}}$	10-6

Figure 11-1	DMA0 Control Register	11-1
Figure 11-2	DMA0 Address Register	11-3
Figure 11-3	DMA0 Address Tail Register	11-4
Figure 11-4	DMA0 Count Register	11-4
Figure 11-5	DMA0 Count Tail Register	11-5
Figure 11-6	DMA Read Cycle	11-6
Figure 11-7	DMA Write Cycle	11-7
Figure 11-8	External Random DRAM Read Cycle	11-9
Figure 11-9	External Random DRAM Write Cycle	11-10
Figure 11-10	External Random ROM Read Cycle	11-11
Figure 12-1	PIO Control Register	12-1
Figure 12-2	PIO Input Register	12-2
Figure 12-3	PIO Output Register	12-2
Figure 12-4	PIO Output Enable Register	12-3
Figure 13-1	Parallel Port Control Register	13-1
Figure 13-2	Parallel Port Status Register	13-3
Figure 13-3	Parallel Port Data Register	13-4
Figure 13-4	State Transitions for Transfers From the Host	13-5
Figure 13-5	Transfer From the Host on the Parallel Port (BRS=0, ARB=0)	13-6
Figure 13-6	Transfer From the Host on the Parallel Port (BRS=0, ARB=1)	13-6
Figure 13-7	Transfer From the Host on the Parallel Port (BRS=1, ARB=0)	13-7
Figure 13-8	Transfer From the Host on the Parallel Port (BRS=1, ARB=1)	13-7
Figure 13-9	Parallel Port Buffer Read Cycle	13-8
Figure 13-10	State Transitions for Transfers to the Host	13-9
Figure 13-11	Transfer to the Host on the Parallel Port	13-10
Figure 13-12	Parallel Port Buffer Write Cycle	13-10
Figure 14-1	Serial Port Control Register	14-1
Figure 14-2	Serial Port Status Register	14-3
Figure 14-3	Serial Port Transmit Holding Register	14-4
Figure 14-4	Serial Port Receive Buffer Register	14-5
Figure 14-5	Baud Rate Divisor Register	14-5
Figure 15-1	Video Control Register	15-1
Figure 15-2	Top Margin Register	15-3
Figure 15-3	Side Margin Register	15-3
Figure 15-4	Video Data Holding Register	15-4
Figure 15-5	VCLK, LSYNC, and VDAT Relationships (LSI=0 for example only)	15-5
Figure 16-1	Current Processor Status Register	16-1
Figure 16-2	Vector Table Entry	16-5
Figure 16-3	Vector Area Base Address Register	16-5
Figure 16-4	Program Counter Unit	16-8
Figure 16-5	Program Counter 0 Register	16-9
Figure 16-6	Program Counter 1 Register	16-9
Figure 16-7	Program Counter 2 Register	16-10
Figure 16-8	Current Processor Status After an Interrupt or Trap	16-11
Figure 16-9	Current Processor Status Before Interrupt Return	16-12
Figure 16-10	Channel Address Register	16-18
Figure 16-11	Channel Data Register	16-18
Figure 16-12	Channel Control Register	16-19
Figure 16-13	Timer Counter Register	16-22
Figure 16-14	Timer Reload Register	16-23
Figure 16-15	Interrupt Control Register	16-24
Figure 17-1	Valid Transitions for CNTL Field	17-3
Figure 17-2	Input Boundary-Scan Cell	17-4
Figure 17-3	Output Boundary-Scan Cell	17-5
Figure 17-4	Processor Status While in Load Test Instruction Mode	17-13
Figure 18-1	Instruction Format	18-4
Figure 18-2	Frequently Occurring Instruction Field Uses	18-6
Figure 18-3	Instruction-Description Format	18-7

Figure A-1	General-Purpose Register Organization	A-1
Figure A-2	Register Bank Organization	A-2
Figure A-3	Special-Purpose Registers	A-3
Figure B-1	On-Chip Peripheral Registers	B-1

LIST OF TABLES

Table 2-1	Integer Arithmetic Instructions	2-2
Table 2-2	Compare Instructions	2-3
Table 2-3	Logical Instructions	2-4
Table 2-4	Shift Instructions	2-4
Table 2-5	Data Movement Instructions	2-5
Table 2-6	Constant Instructions	2-5
Table 2-7	Floating-Point Instructions	2-7
Table 2-8	Branch Instructions	2-8
Table 2-9	Miscellaneous Instructions	2-8
Table 7-1	Internal Peripheral Address Assignments	7-7
Table 7-2	Internal Peripheral Address Assignments	7-8
Table 9-1	DRAM Address Multiplexing (by-4 DRAMs)	9-4
Table 9-2	DRAM Address Connections to Am29200 Microprocessor (by-4 DRAMs)	9-5
Table 16-1	Vector Number Assignments	16-6
Table 16-2	Interrupt and Trap Priority Table	16-15
Table A-1	Register Field Summary	A-7
Table B-1	Peripheral Register Field Summary	B-6