

Contents

SECTION	PAGE
1. General	11
1.1 Scope	11
1.2 Object	11
1.3 Definitions	12
1.4 Interface System Overview	13
1.5 References	15
2. Functional Specifications	16
2.1 Functional Partition	16
2.2 Notation Used to Specify Interface Functions	19
2.3 Source Handshake (SH) Interface Function	21
2.4 Acceptor Handshake (AH) Interface Function	24
2.5 Talker (T) Interface Function (Includes Serial Poll Capabilities)	26
2.6 Listener (L) Interface Function	30
2.7 Service Request (SR) Interface Function	35
2.8 Remote Local (RL) Interface Function	37
2.9 Parallel Poll (PP) Interface Function	39
2.10 Device Clear (DC) Interface Function	42
2.11 Device Trigger (DT) Interface Function	44
2.12 Controller (C) Interface Function	45
2.13 Remote Message Coding and Transfer	51
3. Electrical Specifications	56
3.1 Application	56
3.2 Logical and Electrical State Relationships	56
3.3 Driver Requirements	56
3.4 Receiver Requirements	57
3.5 Composite Device Load Requirements	57
3.6 Ground Requirements	59
3.7 Cable Characteristics	59
3.8 State Transition Timing Values	59
4. Mechanical Specifications	60
4.1 Application	60
4.2 Connector Type	60
4.3 Connector Contact Assignments	61
4.4 Device Connector Mounting	61
4.5 Cable Assembly	63
5. System Applications and Guidelines for the Designer	64
5.1 System Compatibility	64
5.2 Data Rate Consideration	64
5.3 Device Capabilities	64
5.4 AND and OR Logic Operations	66
5.5 Address Assignment	67
5.6 Typical Combinations of Interface Functions	67
5.7 Unimplemented Interface Message Handling	68
6. System Requirements and Guidelines for the User	68
6.1 System Compatibility	68
6.2 System Installation Requirements	68
6.3 Address Assignment	69
6.4 Cabling Restrictions	70
6.5 Operational Sequence Guidelines	70



FIGURES

	PAGE
Fig 1	Interface Capabilities and Bus Structure 14
Fig 2	Functional Partition Within a Device 17
Fig 3	SH State Diagram 21
Fig 4	AH State Diagram 24
Fig 5	T State Diagram 27
Fig 6	TE State Diagram 28
Fig 7	L State Diagram 32
Fig 8	LE State Diagram 33
Fig 9	SR State Diagram 36
Fig 10	RL State Diagram 37
Fig 11	PP State Diagram 40
Fig 12	DC State Diagram 42
Fig 13	DT State Diagram 44
Fig 14	C State Diagram 46
Fig 15	DC Load Boundary Specification 58
Fig 16	Typical Signal Line Input-Output Circuit 58
Fig 17	Receptacle Dimensions 62
Fig 18	Connector Panel Cutout 62
Fig 19	Mounting Dimensions 62
Fig 20	Lock Screw 63
Fig 21	Cable Connector Housing 63
Fig 22	Remote—Local Message Paths 65
Fig 23	Bi-State Signal Line Logic (Open Collector Drivers) 66
Fig 24	Signal Line Logic and Timing Relationships 67

TABLES

Table 1	Interface Function Repertoire 17
Table 2	SH Mnemonics 22
Table 3	SH Message Outputs 22
Table 4	Allowable Subsets to SH Functions 23
Table 5	AH Mnemonics 24
Table 6	AH Message Outputs 25
Table 7	Allowable Subsets to AH Function 26
Table 8	T Mnemonics 27
Table 9	T or TE Message Outputs 27
Table 10	TE Mnemonics 28
Table 11	Allowable Subsets to T Interface Function 31
Table 12	Allowable Subsets to TE Interface Function 31
Table 13	L Mnemonics 32
Table 14	L or LE Message Outputs 32
Table 15	LE Mnemonics 33
Table 16	Allowable Subsets to L Interface Function 35
Table 17	Allowable Subsets to LE Interface Function 35
Table 18	SR Mnemonics 36
Table 19	SR Message Outputs 36
Table 20	Allowable Subsets to SR Interface Function 37
Table 21	RL Mnemonics 38
Table 22	RL Message Outputs 38
Table 23	Allowable Subsets to RL Interface Function 39
Table 24	PP Mnemonics 40
Table 25	PP Message Outputs 41
Table 26	PPR Message Specified by Each of the Combination of Values PI Through P3 41
Table 27	Allowable Subsets to PP Interface Function 42

TABLES	PAGE
Table 28 DC Mnemonics	43
Table 29 DC Message Outputs	43
Table 30 Allowable Subsets to DC Interface Function	43
Table 31 DT Mnemonics	44
Table 32 DT Message Outputs	44
Table 33 Allowable Subsets to DT Interface Function	45
Table 34 C Mnemonics	47
Table 35 C Message Outputs	48
Table 36 Multiline Messages	49
Table 37 Allowable Subsets to Controller Interface Function	52
Table 38 Remote Message Coding	54
Table 39 Time Values	60
APPENDIXES	
Appendix A Typical Instrument System	73
A1. Typical Event Sequence 1 (Device Dependent Data Returned to Processor)	73
A2. Event Sequence 2 (Device Dependent Data Directed to Digital Printer)	74
Appendix B Handshake Process Timing Sequence	74
B1. General Comments	74
B2. List of Events for Handshake Process	74
Appendix C Interface Function Allowable Subsets	76
C1. General Comments	76
C2. Capability Identification Codes	77
C3. SH Function Allowable Subsets	77
C4. AH Function Allowable Subsets	77
C5. T Function Allowable Subsets	78
C6. T Function (with Address Extension) Allowable Subsets	78
C7. L Function Allowable Subsets	79
C8. L Function (with Address Extension) Allowable Subsets	79
C9. SR Function Allowable Subsets	79
C10. RL Function Allowable Subsets	80
C11. PP Function Allowable Subsets	80
C12. DC Function Allowable Subsets	80
C13. DT Function Allowable Subsets	80
C14. C Function Allowable Subsets	81
Appendix D Interface Message Reference List	82
Appendix E Multiline Interface Messages: ISO Code Representation	84
Appendix F Logic Circuit Implementation	85
F1. Implementing States Which Require No Memory	85
F2. Implementing States Which Require Memory	85
Appendix G Parallel Polling Sequence	87
Appendix H Description of Interface Parameters on Data Sheets	88
H1. General	88
H2. Description of Interface Function Capabilities	88
H3. Electrical Driver/Receiver Capabilities	89
H4. Additional Information of Value to Systems Users and Designers	89
H5. Description of Typical Time Related Values	90
Appendix I Address Switch Labeling and Interface Status Indicators	90
I1. General Comments	90
I2. Talk and Listen Addresses	90
I3. DIP Switch	91
I4. Alternate Implementations	92
I5. Device Status Indicators	92

Appendix J Recommended Methods for Reducing the Effects of Radiated and Conducted Interference for Devices Specified in this Standard 93

J1. Reducing the Effect of Radiated Interference 93

J2. Connectors Conforming to this Standard Used on Equipment 94

J3. Reducing the Effects of Conducted Interference 95

APPENDIX FIGURES

Fig A1 Typical System Showing Capability of Interface System to Handle Variety of Instrumentation System Needs 73

Fig B1 Signal Line Timing Sequence for One Talker and Multiple Listeners Using Handshake Process 75

Fig B2 Logical Flow of Events for Source and Acceptor When Transferring Data Using Handshake Process 76

Fig E1 Multiline Interface Messages: ISO 7-Bit Code Representation 84

Fig F1 Partial SR Function — (a) Composite Logic; (b) Gate Level Logic 86

Fig F2 Full SR Function — (a) Composite Logic; (b) Gate Level Logic 86

Fig G1 Parallel Poll Sequence: Signal Line Waveforms 87

Fig G2 Interface Function Active States During Parallel Poll 87

Fig I1 Labeling Diagram for DIP Switch In Horizontal Orientation 93

Fig I2 Labeling Diagram for DIP Switch In Vertical Orientation 93

Fig J1 RF Contact (ground) Points 95



UNIVERSIDAD NACIONAL DE ENTRE RÍOS
 FACULTAD DE INGENIERÍA
 CENTRO DE MEDIOS
 BIBLIOTECA

Nº 3 02 4