

Table of Contents

7-101

Alphanumeric Index	ix
--------------------------	----

CHAPTER 1

Overview

Overview	1-1
----------------	-----

CHAPTER 2

EPLDs—Erasable Programmable Logic Devices

DATA SHEETS

5C031, 300-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-1
5C032, 300-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-13
5C060, 600-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-26
5C090, 900-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-42
5C121, 1200-Gate CHMOS H-Series Erasable Programmable Logic Device	2-59
5C180, 1800-Gate CHMOS Erasable Programmable Logic Device	2-74

APPLICATION BRIEFS

AB-8 Implementing Cascaded Logic in the 5C121	2-106
AB-9 5C121 As a Three and One-Half Digit Display Driver	2-111
AB-10 Square Pegs in Round Holes—A Fitting Tutorial for the 5C121	2-116
AB-11 16-Bit Binary Counter Implementation Using the 5C060 EPLD	2-128
AB-12 Designing a Mailbox Memory for Two 5C031s	2-138
AB-16 Atypical Latch/Register Construction in EPLDs	2-152
AB-22 5C032-25 vs. 16V8-25: A Device Comparison	2-159

APPLICATION NOTES

AP-271 Applying the 5C121 Architecture	2-165
AP-272 The 5C060 Unification of a CHMOS System	2-177
AP-276 Implementing a CMOS Bus Arbiter/Controller in the 5C060 EPLD	2-188
AP-307 EPLDs, PLAs, and TTL—Comparing the “Hidden Costs” in Production	2-198
AP-321 Fitting the 5C180	2-220

ENGINEERING REPORTS

ER-22 5C180 vs. EP1800: A Comparison of Device Specifications	2-233
---	-------

TECHNICAL PAPERS

Techniques for Modular EPLD Designs	2-241
---	-------

ARTICLE REPRINTS

AR-450 Crosspoint Switch: A PLD Approach	2-251
AR-451 A Programmable Logic Mailbox for 80C31 Microcontrollers	2-255
AR-454 Regain Lost I/O Ports with Erasable PLDs	2-258

CHAPTER 3

Advanced Architecture EPLDs

DATA SHEETS

5AC312, 1-Micron CHMOS Erasable Programmable Logic Device	3-1
5AC324, 1-Micron CHMOS EPLD	3-19
85C508, Fast 1-Micron CHMOS EPLD	3-38
5CBIC, Programmable BUS Interface Controller	3-45

APPLICATION NOTES

AP-317 Implementing a PS/2 POS Using the 5AC312 EPLD	3-62
AP-319 Designing with the 5AC312/5AC324 EPLDs	3-74

TECHNICAL PAPERS

Programmable and/Allocatable Based EPLD Addresses the Needs of Complex Combinational and Sequential Designs	3-83
Advanced Architecture PLDs Solve Common State Machine Problems	3-91

23123

CHAPTER 4

Development Support Tools

DATA SHEETS

iPLDS II, The Intel Programmable Logic Development System Version II	4-1
iUP-PC, Intel Universal Programmer for the Personal Computer	4-11
iUP-200A/iUP-201A Universal PROM Programmers	4-18

PRODUCT BRIEFS

SCHEMA II-PLD	4-25
iPLSII Macro Librarian	4-26
PLDUTIL	4-27

UTILITIES

PAL2ADF Utility	4-29
JED2HEX Conversion Utility	4-32

APPLICATION BRIEFS

AB-18 TTL Macro Library Listing for EPLD Designs	4-33
AB-21 EPLD Custom Macro Library Listing for EPLD Designs	4-37

APPLICATION NOTES

AP-311 Using Macros in EPLD Designs	4-41
AP-312 Creating Macros for EPLD Designs	4-52

TECHNICAL PAPERS

Tools for Optimizing PLD Designs	4-62
--	------

CHAPTER 5

Appendix

EPLD Third Party Programming Support	5-1
PLA to EPLD Replacement	5-2
Ordering Information	5-3
Device Feature Comparison	5-4
EPLD Customer Support	5-5
Compatible Computers for iPLDS II	5-6